

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 8.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCR162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

	-		_		-
	(TO	P VI	EW)		
_		U		L	
1DIR [1	$\overline{}$	48] 1	IOE
1B1 [2		47] 1	IA1
1B2[46] 1	IA2
GND [4		45] (GND
1B3[5		44] 1	IA3
1B4 [6		43] 1	IA4
V _{CC} [7		42		/cc
1B5 [8		41] 1	IA5
1B6 [9		40] 1	IA6
GND[10		39] (GND
1B7 [11		38	1	IA7

DGG OR DL PACKAGE

1B8 **1**12 **∏** 1A8 37 2B1 **1**13 36 2A1 2B2 **∏** 14 35 **∏** 2A2 GND **1**15 34 | GND 2B3 [16 33 **∏** 2A3 2B4 **1**7 32 **1** 2A4 V_{CC} 🛮 18 31 V_{CC} 2B5 [19 30 II 2A5 2B6 **∏**20 29 2A6 GND ¶21 28 | GND 2B7 **1**22 27 **∏** 2A7

26 T 2A8

25 **∏** 2OE

2B8 **1**23

2DIR **1**24

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses effectively are isolated.

All outputs, which are designed to sink up to 12 mA, include $26-\Omega$ resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVCR162245DL	LVCR162245	
	330F - DL	Tape and reel	SN74LVCR162245DLR	LVCR 102245	
–40°C to 85°C	TSSOP - DGG	Tape and reel	SN74LVCR162245DGGR	LVCR162245	
	VFBGA – GQL	Tone and real	SN74LVCR162245KR	- LEP245	
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVCR162245ZQLR		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


SCES047E-AUGUST 1995-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 0E


(1) NC - No internal connection

FUNCTION TABLE (EACH 8-BIT SECTION)


INP	UTS	OPERATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Х	Isolation				



LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



Pin numbers shown are for the DGG and DL packages.

SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
	Input valtage range	Except I/O ports ⁽²⁾	-0.5	V _{CC} + 4.6	V
V _I	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	-0.5 V _{CC} + 0.5	
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or G	ND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

3) This value is limited to 4.6 V maximum.

Recommended Operating Conditions(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	V_{CC}	V
Vo	Output voltage		0	V_{CC}	V
	$V_{CC} = 2.7 \text{ V}$			-8	mA
I _{OH}	High-level output current	V _{CC} = 3 V		-12	IIIA
	Low lovel output outpost	V _{CC} = 2.7 V		8	A
I _{OL}	Low-level output current	$V_{CC} = 3 V$		12	mA
Δt/ΔV	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature	·	-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

16-BIT BUS TRANSCEIVER

SN74LVCR162245



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

Р	ARAMETER	TEST CO	ONDITIONS	V _{CC} ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
		$I_{OH} = -100 \mu A$		MIN to MAX	$V_{CC} - 0.2$				
		$I_{OH} = -4 \text{ mA},$	$V_{IH} = 2 V$	2.7 V	2.2				
V_{OH}		$I_{OH} = -8 \text{ mA},$	$V_{IH} = 2 V$	2.7 V	2			V	
		$I_{OH} = -6 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.4				
		$I_{OH} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2	22 22 44 22 0.2 0.4 0.6 0.55 0.8 ±5 75 ±500 ±10 20 20 500			
		$I_{OL} = 100 \mu A$		MIN to MAX			0.2		
		$I_{OL} = 4 \text{ mA},$	$V_{IL} = 0.8 V$	2.7 V			0.4		
V _{OL}	$I_{OL} = 8 \text{ mA},$	$V_{IL} = 0.8 V$	2.7 V			0.6	V		
	$I_{OL} = 6 \text{ mA},$	$V_{IL} = 0.8 V$	3 V			0.55			
		$I_{OL} = 12 \text{ mA},$	$V_{IL} = 0.8 V$	3 V			8.0		
I_{\parallel}		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.8 V		3 V	75			^	
I _{I(hold)}		V _I = 2 V		3 V	-75			μА	
		V _I = 0 to 3.6 V		3.6 V		=	±500	μΑ	
I _{OZ} (3)		$V_{O} = 0 \text{ V or } (V_{CC} \text{ to 5.5 V})$		3.6 V			±10	μΑ	
		$V_I = V_{CC}$ or GND		261/			20	^	
I _{CC}		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$	$I_0 = 0$	3.6 V			20	μΑ	
ΔI_{CC}		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		2.5		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		3.5		pF	

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3	3.3 V 3 V	V _{CC} =	UNIT	
	(INT OT)	(001F01)	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7.5	1.5	8.5	ns
t _{en}	ŌĒ	A or B	1.5	9	1.5	10	ns
t _{dis}	ŌĒ	A or B	1.5	7.5	1.5	8.5	ns

Operating Characteristics

 $V_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	TYP	UNIT	
C _{pd}	Down dissination conscitance per transcriver	Outputs enabled	C 50 % F 4 40 MU =	20	~ ٦
	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF, f} = 10 \text{ MHz}$		p⊦

For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions. All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition $0 \text{ V} < V_I < V_{CC}$, and the I_{OZ} specification for the input voltage conditions $V_I = 0 \text{ V}$ or $V_I = V_{CC}$ to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is negligible.

⁽⁴⁾ This applies in the disabled state only.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

22-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCR162245DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
SN74LVCR162245DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples
SN74LVCR162245DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCR162245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

22-Jan-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCR162245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCR162245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 13-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCR162245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCR162245DLR	SSOP	DL	48	1000	367.0	367.0	55.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated