## 4 A monolithic synchronous step-down switching converter with high efficiency at light load

Datasheet - production data


## Features

- 4 A output current
- 4.0 V to 18 V input voltage
- Output voltage adjustable from 0.8 V to 0.88 x $V_{\text {IN }}$
- 500 kHz switching frequency
- High efficiency at light load
- Programmable soft-start and enable
- Integrated $95 \mathrm{~m} \Omega$ and $69 \mathrm{~m} \Omega$ power MOSFETs
- All ceramic capacitor
- Power Good
- Cycle-by-cycle current limiting
- Short-circuit protection
- VFDFPN10 $3 \times 3 \times 1 \mathrm{~mm}-10 \mathrm{~L}$


## Applications

- Point of load for: STB, TVs, gateway
- Solid state disk drive, Blu-ray, DVD
- $\mu$ P/ASIC/DSP/FPGA core and I/O supplies


## Description

The ST1S50 device is a 500 kHz fixed frequency PWM synchronous step-down regulator. The ST1S50 operates from 4.0 V to 18 V input, while it regulates an output voltage as low as 0.8 V and up to $0.88 \times \mathrm{V}_{\mathrm{IN}}$.

The ST1S50 device integrates a $95 \mathrm{~m} \Omega$ high-side switch and a $69 \mathrm{~m} \Omega$ synchronous rectifier allowing very high efficiency with very low output voltages.

The peak current mode control with a special PFM mode enables high efficiency at a light load.
The ST1S50 device is available in a VFDFPN10 $3 \times 3 \times 1 \mathrm{~mm}-10$ leads package.

Figure 1. Application circuit


## Contents

1 Pin settings ..... 4
1.1 Pin connection ..... 4
1.2 Pin description ..... 4
2 Maximum ratings ..... 5
3 Thermal data ..... 5
4 Electrical characteristics ..... 6
5 Functional description ..... 8
5.1 Programmable soft-start and enable ..... 9
5.2 Error amplifier and control loop stability ..... 9
5.3 Overcurrent protection ..... 13
5.4 Power Good function ..... 14
5.5 Hysteretic thermal shutdown ..... 14
6 Application information ..... 15
6.1 Input capacitor selection ..... 15
6.2 Inductor selection ..... 16
6.3 Output capacitor selection ..... 17
6.4 Compensation network selection ..... 18
6.5 Soft-start capacitor selection ..... 19
6.5.1 Reset time ..... 19
6.5.2 CSS value ..... 20
6.6 Thermal dissipation ..... 20
6.7 Layout consideration ..... 21
6.8 Demonstration board ..... 23
7 Typical characteristics ..... 24
8 Package information ..... 26
VFDFPN10 package information ..... 26
9 Order code ..... 28
10 Revision history ..... 28

## 1 Pin settings

### 1.1 Pin connection

Figure 2. Pin connection (top view)


### 1.2 Pin description

Table 1. Pin description

| No. | Type | Description <br> 1 GNDP |
| :---: | :---: | :--- |
| 2 | VINSW | Power ground. This pin has to be connected to the exposed pad of the <br> device as shown in Figure 11: PCB layout on page 22. |
| 3 | VINA | Input voltage |
| 4 | GNDA | Ground. This pin has to be connected to the exposed pad of the device as <br> shown in Figure 11: PCB layout. |
| 5 | FB | Feedback input. Connecting the output voltage directly to this pin the <br> output voltage is regulated at 0.8 V. To have higher regulated voltages an <br> external resistor divider is required from the Vout to the FB pin. |
| 6 | COMP | Error amplifier output; the RC network connected to this pin stabilizes the <br> loop. |
| 7 | EN_SS | Enable and soft-start pin: the capacitor connected to this pin programmes <br> the soft-start time. |
| 8 | PG | Power Good pin <br> 9 |
| 10 | BST | Bootstrap pin: the capacitor connected between SW and BST allows the <br> proper high-side switch turn on. |
|  | Output switching pin. |  |

## 2 Maximum ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {INSW }}$ | Power input voltage | -0.3 to 20 | V |
| $V_{\text {INA }}$ | Input voltage | $\mathrm{V}_{\text {INSW }}+/-0.3$ |  |
| $\mathrm{V}_{\text {COMP, }}, \mathrm{V}_{\text {EN SS }}, \mathrm{V}_{\text {FB }}$ | Analog pin | -0.3 to 3 |  |
| $V_{\text {SW }}$ | Output switching voltage | -1 to $V_{\text {IN }}$ |  |
| $V_{\text {PG }}$ | Power Good | -0.3 to $\mathrm{V}_{\text {INA }}+0.3 \mathrm{~V}$ |  |
| VBST | Bootstrap pin ( $\mathrm{T}_{\mathrm{J}}$ from $-25^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$ ) | -0.3 to 22 |  |
|  | Bootstrap pin ( $\mathrm{T}_{\mathrm{J}}$ from $-40^{\circ} \mathrm{C}$ to $-25^{\circ} \mathrm{C}$ ) | -0.3 to 21 |  |
| $\mathrm{I}_{\text {FB }}$ | FB current | -1 to +1 | mA |
| $\mathrm{P}_{\text {TOT }}$ | Power dissipation at $\mathrm{T}_{\mathrm{A}}<60^{\circ} \mathrm{C}$ | 1.5 | W |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating junction temperature range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

## 3 Thermal data

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Maximum thermal resistance <br> junction ambient ${ }^{(1)}$ | VFDFPN10 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. Package mounted on the demonstration board.

## 4 Electrical characteristics

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise specified.
Table 4. Electrical characteristics

| Symbol | Parameter | Test condition | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IN }}$ | Operating input voltage range | (1) | 4 |  | 18 | V |
|  |  | (2) | 4 |  | 17 |  |
| $\mathrm{V}_{\text {INON }}$ | Turn on $\mathrm{V}_{\text {IN }}$ threshold |  |  |  | 3.5 |  |
| $\mathrm{V}_{\text {INOFF }}$ | Turn off $\mathrm{V}_{\text {IN }}$ threshold |  | 3.0 |  |  |  |
| $\mathrm{R}_{\text {DSON }}{ }^{-H S}$ | High-side switch on resistance | $\mathrm{I}_{\text {SW }}=750 \mathrm{~mA}$ |  | 95 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSON }}$-LS | Low-side switch on resistance | $\mathrm{I}_{\mathrm{SW}}=750 \mathrm{~mA}$ |  | 69 |  | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {LIM }}$ | Maximum limiting current | (3) |  | 5.6 |  | A |
| Oscillator |  |  |  |  |  |  |
| $\mathrm{F}_{\text {SW }}$ | Switching frequency |  | 400 | 500 | 600 | kHz |
| $\mathrm{D}_{\text {MAX }}$ | Maximum duty cycle | (3) | 88 |  |  | \% |
| Dynamic characteristics |  |  |  |  |  |  |
| $V_{F B}$ | Feedback voltage |  | 0.784 | 0.8 | 0.816 | V |
|  |  | (4) | 0.776 | 0.8 | 0.824 |  |
| Error amplifier |  |  |  |  |  |  |
| Gm | Trans-conductance | (3) |  | 250 |  | $\mu \mathrm{S}$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output resistance | (3) |  | 240 |  | $\mathrm{M} \Omega$ |
| DC characteristics |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | Duty cycle $=0$, no load $\mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}$ |  | 500 | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QST-BY }}$ | Total standby quiescent current | OFF |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {FB }}$ | FB bias current |  |  | 100 |  | nA |
| Enable |  |  |  |  |  |  |
| $V_{E N}$ | EN threshold voltage | Device ON level | 0.340 |  |  | V |
|  |  | Device OFF level |  |  | 0.130 |  |
| Power Good |  |  |  |  |  |  |
| PG | PG threshold |  |  | 91 |  | \% $\mathrm{V}_{\mathrm{FB}}$ |
|  | PG threshold hysteresis |  |  | 90 |  | mV |
|  | PG output voltage low | Isink $=6 \mathrm{~mA}$ open drain |  |  | 400 | mV |

Table 4. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Soft-start |  |  |  |  |  |  |
| Iss | Soft-start current | $\mathrm{V}_{\text {SS }}=0.2 \mathrm{~V}$ | 150 | 350 | 550 | nA |
|  |  | $\mathrm{V}_{S S}=1 \mathrm{~V}$ | 4.4 | 5.4 | 6.4 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{SS}}=2 \mathrm{~V}$ |  | 0.5 |  | mA |
| Protections ${ }^{(3)}$ |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SHDN }}$ | Thermal shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 15 |  |  |
| $V_{\text {FF2 }}$ | FB threshold voltage enabling the short-circuit protection |  |  | 0.3 |  | V |
| $V_{\text {FF1 }}$ | FB threshold voltage enabling the $\mathrm{f}_{\mathrm{sw}} / 2$ |  |  | 0.734 |  |  |
| $\mathrm{V}_{\text {OVP }}$ | Overvoltage threshold on FB |  |  | 880 |  | mV |
|  | Hysteresis |  |  | 80 |  |  |

1. Specification referred to $\mathrm{T}_{\mathrm{J}}$ from -25 to $+125^{\circ} \mathrm{C}$.
2. Specification referred to $T_{J}$ from -40 to $-25^{\circ} \mathrm{C}$.
3. Guaranteed by design.
4. Specification referred to $\mathrm{T}_{J}$ from -40 to $+125^{\circ} \mathrm{C}$. Specification in the -40 to $+125^{\circ} \mathrm{C}$ temperature range are assured by design, characterization and statistical correlation.

## 5 Functional description

The ST1S50 device is based on a "peak current mode", constant frequency control. The output voltage $\mathrm{V}_{\text {OUT }}$ is sensed by the feedback pin (FB) compared to an internal reference $(0.8 \mathrm{~V})$ providing an error signal that, compared to the output of the current sense amplifier, controls the ON and OFF time of the power switches.

The main internal blocks are shown in the block diagram in Figure 3. They are:

- A fully integrated oscillator that provides the internal clock and the ramp for the slope compensation avoiding subharmonic instability.
- The adjustable soft-start circuitry to limit an inrush current during the start-up phase source a current on an external RC network.
- The trans-conductance error amplifier.
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switches.
- The drivers for embedded high-side and low-side N-channel power MOSFET switches.
- The high-side current sensing block.
- The low-side current sense to implement diode emulation.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent a thermal runaway.

Figure 3. Block diagram


### 5.1 Programmable soft-start and enable

The soft-start is essential to assure a correct and safe startup of the step-down converter. It avoids an inrush current surge and makes the output voltage increases monothonically.

The soft-start is performed by ramping the non-inverting input ( $\mathrm{V}_{\mathrm{REF}}$ ) of the error amplifier from 0 V to 0.8 V . The ramp of the reference voltage can be programmed selecting the softstart capacitor that is connected between the EN_SS pin and ground.

The device sources $5 \mu \mathrm{~A}$ (typical) in the RC network, ramping the EN_SS pin logarithmically from 0.34 V to 1.7 V . The reference of the error amplifier ramps, starting when the EN_SS pin voltage is equal to 0.7 V (typ.), up from 0 V to 0.8 V accordingly.
Once the soft-start time ends, the EN_SS pin is internally tied to 3.3 V to avoid injecting noise.

### 5.2 Error amplifier and control loop stability

The error amplifier compares the FB pin voltage with the internal 0.8 V reference and it provides the error signal to be compared with the output of the current sense circuitry, that is the high-side power MOSFET current. Comparing the output of the error amplifier and the peak inductor current implements the peak current mode control loop.
The error amplifier is a trans-conductance amplifier (OTA). The uncompensated characteristics are listed inTable 5.

Table 5. Error amplifier characteristics

| Description | Value |
| :---: | :---: |
| DC gain | 95 dB |
| Gm | $250 \mu \mathrm{~A} / \mathrm{V}$ |
| $\mathrm{R}_{\mathrm{O}}$ | $240 \mathrm{M} \Omega$ |

In Figure 4 is shown the simple small signal model for the peak current mode control loop.
Figure 4. Block diagram of the loop for the small signal analysis


Three main terms can be identified to obtain the loop transfer function:

1. From control (output of $\mathrm{E} / \mathrm{A}$ ) to output, $\mathrm{G}_{\mathrm{CO}}(\mathrm{s})$.
2. From output ( $\mathrm{V}_{\text {OUT }}$ ) to FB pin, $\mathrm{G}_{\text {DIV }}(\mathrm{s})$.
3. From $F B$ pin to control (output of $E / A), G_{E A}(s)$.

The transfer function from control to output $\mathrm{G}_{\mathrm{CO}}(\mathrm{s})$ results:

## Equation 1

$$
\mathrm{G}_{\mathrm{CO}}(\mathrm{~s})=\frac{\mathrm{R}_{\mathrm{LOAD}}}{\mathrm{R}_{\mathrm{i}}} \cdot \frac{1}{1+\frac{\mathrm{R}_{\mathrm{out}} \cdot \mathrm{~T}_{\mathrm{SW}}}{\mathrm{~L}} \cdot\left[\mathrm{~m}_{\mathrm{C}} \cdot(1-\mathrm{D})-0.5\right]} \cdot \frac{\left(1+\frac{\mathrm{s}}{\omega_{z}}\right)}{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{p}}}\right)} \cdot \mathrm{F}_{\mathrm{H}}(\mathrm{~s})
$$

where $R_{\text {LOAD }}$ represents load resistance, $R_{i}$ the equivalent sensing resistor of the current sense circuitry, $\omega_{p}$ the single pole introduced by the LC filter and $\omega_{z}$ the zero given by the ESR of the output capacitor.
$\mathrm{F}_{\mathrm{H}}(\mathrm{s})$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

## Equation 2

$$
\omega_{Z}=\frac{1}{\mathrm{ESR} \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

## Equation 3

$$
\omega_{\mathrm{p}}=\frac{1}{R_{\text {LOAD }} \cdot C_{\text {OUT }}}+\frac{m_{\mathrm{C}} \cdot(1-\mathrm{D})-0.5}{\mathrm{~L} \cdot \mathrm{C}_{\text {OUT }} \cdot f_{S W}}
$$

where:

## Equation 4

$$
\left\{\begin{array}{l}
m_{C}=1+\frac{S_{e}}{S_{n}} \\
S_{e}=V_{p p} \cdot f_{S W} \\
S_{n}=\frac{V_{I N}-V_{O U T}}{L} \cdot R_{i}
\end{array}\right.
$$

$S_{n}$ represents the ON time slope of the sensed inductor current, $S_{e}$ the slope of the external ramp ( $\mathrm{V}_{\mathrm{PP}}$ peak-to-peak amplitude) that implements the slope compensation to avoid subharmonic oscillations at a duty cycle over $50 \%$.
The sampling effect contribution $F_{H}(s)$ is:

## Equation 5

$$
F_{H}(s)=\frac{1}{1+\frac{s}{\omega_{n} \cdot Q_{P}}+\frac{s^{2}}{\omega_{n}^{2}}}
$$

where:

## Equation 6

$$
Q_{P}=\frac{1}{\pi \cdot\left[m_{C} \cdot(1-D)-0.5\right]}
$$

and

## Equation 7

$$
\omega_{\mathrm{n}}=\pi \cdot \mathrm{f}_{\mathrm{sw}}
$$

The resistor to adjust the output voltage gives the term from the output voltage to the FB pin. $G_{\text {DIV }}(\mathrm{s})$ is:

$$
\mathrm{G}_{\mathrm{DIV}}(\mathrm{~s})=\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}
$$

The transfer function from the FB to the COMP (output of $\mathrm{E} / \mathrm{A}$ ) introduces the singularities (poles and zeroes) to stabilize the loop. In Figure 5 is shown the small signal model of the error amplifier with the internal compensation network.

Figure 5. Small signal model for the error amplifier

$R_{C}$ and $C_{C}$ are the compensation network, $R_{O}$ represents output resistance of the error amplifier, Co represents the internal low frequency pole of the error amplifier.
$R_{C}$ and $C_{C}$ introduce a pole and a zero in the open loop gain. $C_{P}$ does not significantly affect system stability and can be neglected.

So $G_{E A}(s)$ results:

## Equation 8

$$
G_{E A}(s)=\frac{G_{E A O} \cdot\left(1+s \cdot R_{c} \cdot C_{c}\right)}{s^{2} \cdot R_{0} \cdot\left(C_{0}+C_{p}\right) \cdot R_{c} \cdot C_{c}+s \cdot\left(R_{0} \cdot C_{c}+R_{0} \cdot\left(C_{0}+C_{p}\right)+R_{c} \cdot C_{c}\right)+1}
$$

Where $G_{E A}=G_{m} \cdot R_{o}$
The poles of this transfer function are (if $\mathrm{C}_{\mathrm{C}} \gg \mathrm{C}_{0}+\mathrm{C}_{\mathrm{P}}$ ):

## Equation 9

$$
\mathrm{f}_{\mathrm{PLF}}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{0} \cdot \mathrm{C}_{\mathrm{C}}}
$$

## Equation 10

$$
f_{P H F}=\frac{1}{2 \cdot \pi \cdot R_{c} \cdot\left(C_{0}+C_{p}\right)}
$$

whereas the zero is defined as:

## Equation 11

$$
\mathrm{f}_{\mathrm{z}}=\frac{1}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{c}} \cdot \mathrm{C}_{\mathrm{c}}}
$$

So closing the loop, the loop gain $G_{\text {LOOP }}(\mathrm{s})$ is:

## Equation 12

$$
\mathrm{G}_{\mathrm{LOOP}}(\mathrm{~s})=\mathrm{G}_{\mathrm{CO}}(\mathrm{~s}) \cdot \mathrm{G}_{\mathrm{DIV}}(\mathrm{~s}) \cdot \mathrm{G}_{\mathrm{EA}}(\mathrm{~s})
$$

To stabilize the loop and then to have the proper phase margin ( $>45^{\circ}$ ) with the requested bandwidth, $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ can be selected as described in Section 6.4 on page 18.

### 5.3 Overcurrent protection

The ST1S50 device implements the pulse-by-pulse overcurrent protection. The peak current is sensed through the high-side power MOSFET and when it exceeds the overcurrent threshold the high-side is immediately turned off and the low-side conducts the inductor current for the rest of the clock period.
During overload condition, since the duty cycle is not set by the control loop but it is limited by the overcurrent threshold, the output voltage drops out of regulation. If the FB falls below 0.734 V the switching frequency is divided by two to keep the inductor current limited around the $\mathrm{I}_{\text {LIM }}$ value.
The overload condition is allowed for 256 continuous clock cycles. In case the overload condition persists for longer than 257 clock cycles, the HICCUP protection is triggered: the device realizes a soft-start cycle and then, if the overcurrent protection is still triggered, stops switching activities and remains disabled for the HICCUP times. Then it restarts with a soft-start cycle.

Figure 6. Hiccup behavior with persistent short-circuit


The HICCUP time depends on the selected value of the soft-start capacitor, considering $\mathrm{R}_{\mathrm{SS}}$ $=4.7 \mathrm{M} \Omega$ fixed value (see Section 6.5 on page 19).

## Equation 13

$$
\mathrm{T}_{\text {HICCUP }}[\mathrm{s}]=\mathrm{C}_{\mathrm{SS}}[\mathrm{~F}] \times 2853934
$$

If the feedback falls below 0.3 V before the 256 clock cycle, as a symptom of a short-circuit, the HICCUP protection is triggered and the converter reacts as described above in this section.

The HICCUP is disabled during the startup to allow the $\mathrm{V}_{\text {OUT }}$ to start up properly in case of a big output capacitor requiring a high extra current to be charged.

### 5.4 Power Good function

The PG pin output is an open drain MOSFET. The PG is pulled low when the FB pin voltage is lower than $91 \%$ of the nominal internal reference $(0.8 \mathrm{~V})$. The PG pin is $\mathrm{V}_{\mathrm{IN}}$ compatible.

### 5.5 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above $150^{\circ} \mathrm{C}$. Once the junction temperature goes back to about $130^{\circ} \mathrm{C}$, the device restarts in normal operation.

## 6 Application information

### 6.1 Input capacitor selection

The capacitor connected to the input has to be capable to support the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.
So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

## Equation 14

$$
I_{R M S}=I_{O} \cdot \sqrt{D-\frac{2 \cdot D^{2}}{\eta}+\frac{D^{2}}{\eta^{2}}}
$$

Where $I_{O}$ is the maximum DC output current, $D$ is the duty cycle, $\eta$ is the efficiency. Considering $\eta=1$, this function has a maximum at $D=0.5$ and it is equal to $I_{0} / 2$.

The peak-to-peak voltage across the input capacitor can be calculated as:

## Equation 15

$$
V_{P P}=\frac{I_{O}}{C_{I N} \cdot F_{S W}} \cdot\left[\left(1-\frac{D}{\eta}\right) \cdot D+\frac{D}{\eta} \cdot(1-D)\right]+E S R \cdot I_{O}
$$

where ESR is equivalent series resistance of the capacitor.
Given the physical dimension, ceramic capacitors can meet well the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case the equation of $\mathrm{C}_{\mathrm{IN}}$ as a function of the target peak-to-peak voltage ripple ( $\mathrm{V}_{\mathrm{PP}}$ ) can be written as follows:

## Equation 16

$$
C_{I N}=\frac{I_{O}}{V_{P P} \cdot F_{S W}} \cdot\left[\left(1-\frac{D}{\eta}\right) \cdot D+\frac{D}{\eta} \cdot(1-D)\right]
$$

neglecting the small ESR of ceramic capacitors.
Considering $\eta=1$, this function has its maximum in $D=0.5$, thus, given the maximum peak-to-peak input voltage ( $\mathrm{V}_{\text {PP_MAX }}$ ), the minimum input capacitor ( $\mathrm{C}_{\text {IN_MIN }}$ ) value is:

## Equation 17

$$
\mathrm{C}_{\mathrm{IN} \_\mathrm{MIN}}=\frac{\mathrm{I}_{\mathrm{O}}}{2 \cdot \mathrm{~V}_{\mathrm{PP} \_\mathrm{MAX}} \cdot \mathrm{~F}_{\mathrm{SW}}}
$$

Typically $\mathrm{C}_{\mathbb{I N}}$ is dimensioned to keep the maximum peak-to-peak voltage ripple in the order of $1 \%$ of $V_{\text {INMAX }}$.

In Table 6 some multi-layer ceramic capacitors suitable for this device are reported.
Table 6. Input MLCC capacitors

| Manufacturer | Series | Cap value $(\mu \mathbf{F})$ | Rated voltage $(\mathbf{V})$ |
| :---: | :---: | :---: | :---: |
| Murata | GRM31 | 10 | 25 |
|  | GRM55 | 10 | 25 |
| TDK | C3225 | 10 | 25 |

A ceramic bypass capacitor, as close as possible to the VINA pin, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 330 nF to $1 \mu \mathrm{~F}$.

### 6.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value to have the expected current ripple has to be selected. The rule to fix the current ripple value is to have a ripple at $20 \%-40 \%$ of the output current.

In the continuous current mode (CCM), the inductance value can be calculated by Equation 18:

## Equation 18

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}
$$

Where $T_{O N}$ is the conduction time of the high-side switch and $T_{O F F}$ is the conduction time of the low-side switch (in CCM, $\mathrm{F}_{\mathrm{SW}}=1 /\left(\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}\right)$ ). The maximum current ripple, given the $\mathrm{V}_{\mathrm{OUT}}$, is obtained at maximum $\mathrm{T}_{\mathrm{OFF}}$, that is at a minimum duty cycle (see Section 6.1 to calculate minimum duty). So fixing $\Delta L_{L}=20 \%$ to $30 \%$ of the maximum output current, the minimum inductance value can be calculated:

## Equation 19

$$
\mathrm{L}_{\text {MIN }}=\frac{\mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {MAX }}} \cdot \frac{1-\mathrm{D}_{\text {MIN }}}{\mathrm{F}_{\text {SWMIN }}}
$$

where $F_{\text {SWMIN }}$ is the minimum switching frequency, according to Table 4 on page 6 .
The peak current through the inductor is given by:

## Equation 20

$$
\mathrm{I}_{\mathrm{L}, \mathrm{PK}}=\mathrm{I}_{\mathrm{O}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.

In Table 7 some inductor part numbers are listed.
Table 7. Inductors

| Manufacturer | Series | Inductor value $(\mu \mathbf{H})$ | Saturation current (A) |
| :---: | :---: | :---: | :---: |
| Coilcraft | XPL7030 | 2.2 to 4.7 | 6.8 to 10.5 |
|  | XAL40xx, $50 \mathrm{xx}, 60 \mathrm{xx}$ | 1.5 to 6.8 | $>5$ |
| Würth | WE-HC/HCA | 3.3 to 4.7 | 7 to 11 |
|  | WE-TPC typ XLH | 3.6 to 6.2 | 4.5 to 6.4 |
|  | WE-PD type L | 10 | 5.6 |
| TDK | RLF7030T | 2.2 to 4.7 | 4 to 6 |

### 6.3 Output capacitor selection

The current in the output capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

Equation 21

$$
\Delta \mathrm{V}_{\mathrm{OUT}}=\mathrm{ESR} \cdot \Delta \mathrm{I}_{\mathrm{MAX}}+\frac{\Delta \mathrm{I}_{\mathrm{MAX}}}{8 \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{f}_{\mathrm{SW}}}
$$

For a ceramic (MLCC) capacitor the capacitive component of the ripple dominates the resistive one. Whilst for an electrolytic capacitor the opposite is true.
Since the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop.

The equations of Section 5.2 on page 9 will help to check loop stability given the application conditions, the value of the inductor and of the output capacitor.
In Table 8 some capacitor series are listed.
Table 8. Output capacitors

| Manufacturer | Series | Cap value ( $\mu \mathrm{F}$ ) | Rated voltage (V) | ESR (m $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: |
| Murata | GRM32 | 22 to 100 | 6.3 to 25 | $<5$ |
|  | GRM31 | 10 to 47 | 6.3 to 25 | $<5$ |
| Panasonic | ECJ | 10 to 22 | 6.3 | $<5$ |
|  | EEFCD | 10 to 68 | 6.3 | 15 to 55 |
| SANYO | TPA/B/C | 100 to 470 | 4 to 16 | 40 to 80 |
| TDK | C3225 | 22 to 100 | 6.3 | $<5$ |

### 6.4 Compensation network selection

The compensation network must be chosen to have a phase margin higher than $45^{\circ}$ given the application condition $\left(\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}, \mathrm{L}, \mathrm{C}_{\mathrm{OUT}}\right)$ and the requested bandwidth. The larger is the bandwidth, the faster is the loop response to the load transient. Maximum allowed bandwidth is one fourth/fifth of the switching frequency (that is $100-120 \mathrm{kHz}$ ).

Figure 7. Compensation network


Starting from the target bandwidth ( $\mathrm{f}_{\mathrm{BW}}$ ) the compensation network values can be calculated to have a stable loop response basing Equation 22 and Equation 23.

Given the target bandwidth $f_{B W}$, the resistor $R_{C}$ results:

## Equation 22

$$
R_{C}=\frac{2 \pi \cdot f_{B W} \cdot V_{O U T} \cdot C_{O U T} \cdot R_{i}}{G_{m} \cdot V_{R E F}}
$$

where $C_{\text {OUT }}$ is the output capacitor (actual value properly derated according to the applied DC voltage), $R_{i}$ is the equivalent sensing resistor of the current sense circuitry ( $0.3 \mathrm{~V} / \mathrm{A}$ ), Gm is the error amplifier trans-conductance $(250 \mu \mathrm{~S})$ and $V_{R E F}$ is the internal reference, 0.8 V .

The capacitor $\mathrm{C}_{\mathrm{C}}$ has to be designed to place the zero of the compensation network ( $\mathrm{f}_{\mathrm{Z}}$ ) at the frequency of the power stage pole ( $\mathrm{f}_{\mathrm{P}} \cong 1 /\left(2 \pi \mathrm{R}_{\text {LOAD }} \mathrm{C}_{\mathrm{OUT}}\right)$ ).

Equation 23

$$
\mathrm{C}_{\mathrm{C}}=\frac{\mathrm{R}_{\mathrm{LOAD}} \cdot \mathrm{C}_{\mathrm{OUT}}}{\mathrm{R}_{\mathrm{C}}}
$$

The capacitor $C_{P}$ is optional and it can be used to cancel the zero from the ESR of the output capacitor

The capacitor $\mathrm{C}_{\mathrm{F}}$ can be used to have phase boost adding a further zero close to the crossover frequency. $\mathrm{C}_{\mathrm{F}}$ inserts also a pole at very high frequency, usually negligible. The phase boost effect decreases as the $\mathrm{V}_{\text {OUT }}$ decreases.

### 6.5 Soft-start capacitor selection

### 6.5.1 Reset time

The soft-start capacitor allows managing the correct rising of the output voltage to prevent a high inrush current. Moreover it introduces a reset time in case the device is disabled and re-enabled through UVLO.

The re-enable through UVLO, after disable though UVLO, must happen after a certain reset time to assure the proper startup. This reset time is a function of the soft-start capacitor.
A 4.7 $\mathrm{M} \Omega$ resistor value in parallel to the soft-start capacitor is strongly recommended in order to predict the reset time.

Figure 8. Soft-start circuit


The reset time is so calculated:

## Equation 24

$$
\mathrm{t}_{\text {RESET }}=\mathrm{C}_{\mathrm{SS}} \cdot 4.7 \mathrm{M} \Omega \cdot 1.97
$$

Figure 9. Reset time


### 6.5.2 $\quad \mathrm{C}_{\mathrm{Ss}}$ value

When the EN_SS pin is tied to ground the device is disabled. When the EN_SS is released a current is a source in the soft-start capacitor connected to the pin. No minimum soft-start time is assured in case of no capacitor connected.

The FB voltage starts to rise when the EN/SS voltage is equal to 0.7 V (typ.), start threshold, and reaches the $\mathrm{V}_{\text {REF }}$ voltage when the EN/SS voltage is equal to 1.5 V (typ.), stop threshold.

Considering the $4.7 \mathrm{M} \Omega$ resistor value (see Section 6.5.1), the soft-start capacitor can be determined by:

## Equation 25

$$
\mathrm{C}_{\mathrm{SS}}[\mathrm{~F}]=\frac{\mathrm{T}_{\mathrm{SS}}[\mathrm{~s}]}{154873}
$$

Where $T_{S S}$ is the target soft-start time.
A delay can be observed from EN_SS release and the real $\mathrm{V}_{\text {OUT }}$ rising since the EN_SS voltage needs to ramp from zero to the enable threshold ( 340 mV ) with a pull-up current of 350 nA. The delay results:

Equation 26

$$
t_{D E L A Y}=\frac{0.340 V \cdot C_{S S}}{350 \mathrm{nA}}
$$

### 6.6 Thermal dissipation

The thermal design is important to prevent the thermal shutdown of the device if junction temperature goes above $150^{\circ} \mathrm{C}$. The three different sources of losses within the device are:
a) conduction losses due to ON resistance of the high-side switch $\left(\mathrm{R}_{\mathrm{HS}}\right)$ and low-side switch $\left(R_{\mathrm{LS}}\right)$; these are equal to:

## Equation 27

$$
P_{\mathrm{COND}}=\mathrm{R}_{\mathrm{HS}} \cdot \mathrm{I}_{\mathrm{OUT}}{ }^{2} \cdot \mathrm{D}+\mathrm{R}_{\mathrm{LS}} \cdot \mathrm{I}_{\mathrm{OUT}}{ }^{2} \cdot(1-\mathrm{D})
$$

Where $D$ is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between the $\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}$, but actually it is slightly higher to compensate the losses of the regulator.
b) switching losses due to the high-side power MOSFET turn ON and OFF; these can be calculated as:

Equation 28

$$
P_{S W}=V_{I N} \cdot I_{O U T} \cdot \frac{\left(T_{\text {RISE }}+T_{\text {FALL }}\right)}{2} \cdot F S W=V_{I N} \cdot I_{O U T} \cdot T_{S W} \cdot F_{S W}
$$

Where $T_{\text {RISE }}$ and $T_{\text {FALL }}$ are the overlap times of the voltage across the high-side power switch ( $\mathrm{V}_{\mathrm{DS}}$ ) and the current flowing into it during turn ON and turn OFF phases, as shown in Figure 10. $T_{S W}$ is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns .
c) Quiescent current losses, calculated as:

## Equation 29

$$
P_{Q}=V_{I N} \cdot I_{Q}
$$

where $I_{Q}$ is the quiescent current $\left(I_{Q}=500 \mu \mathrm{~A}\right.$ maximum $)$.
The junction temperature $T_{J}$ can be calculated as:

## Equation 30

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{Rth}_{\mathrm{JA}} \cdot \mathrm{P}_{\mathrm{TOT}}
$$

Where $T_{A}$ is the ambient temperature and $P_{T O T}$ is the sum of the power losses just seen.
$R_{\text {thJA }}$ is equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The $R_{\text {thJA }}$ measured on the demonstration board described in Section 6.7 is about $60^{\circ} \mathrm{C} / \mathrm{W}$ for the VFDFPN10 package.

Figure 10. Switching losses


### 6.7 Layout consideration

The PC board layout of the switching DC/DC regulator is very important to minimize the noise injected in high impedance nodes, to reduce interferences generated by the high switching current loops and to optimize the reliability of the device.

In order to avoid EMC problems, the high switching current loops have to be as short as possible. In the buck converter two are the high switching current loops: during the ON-time, the pulsed current flows through the input capacitor, the high-side power switch, the inductor and the output capacitor; during the OFF-time, through the low-side power switch, the inductor and the output capacitor.

An input capacitor connected to VINSW has to be placed as close as possible to the device, to avoid spikes on VINSW due to the stray inductance and the pulsed input current.

In order to prevent dynamic unbalance between VINSW and VINA, the trace connecting the VINA pin to the input must be derived from VINSW

The feedback pin (FB) connected to an external resistor divider is a high impedance node. The interferences can be minimized by routing the feedback node with a very short trace and as far away as possible from high current paths

A single point connection from signal ground to power ground is suggested.
Thanks to the exposed pad of the device, the ground plane helps to reduce thermal resistance junction to ambient; so a large ground plane, soldered to the exposed pad, enhances the thermal performance of the converter allowing high power conversion.

Figure 11. PCB layout


### 6.8 Demonstration board

Figure 12. Demonstration board schematic


Table 9. Component list

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| U1 | ST1S50PUR |  | STMicroelectronics $^{\circledR}$ |
| L1 | XAL6060-472MEC | $4.7 \mu \mathrm{H}$, Isat $=10.5 \mathrm{~A}$, Irms = 8 A | Coilcraft |
| C1 |  | Optional |  |
| C2 |  | $100 \mathrm{nF}, 25 \mathrm{~V}$ |  |
| C3 | GRM31CR61E106KA12L | $10 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 1206$ | Murata |
| C4 | GRM21BR71E225KA73L | $2.2 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 0805$ | Murata |
| C5 |  | $22 \mathrm{nF}, 50 \mathrm{~V}, 0603$ |  |
| C6 |  | $470 \mathrm{pF}, 50 \mathrm{~V}, 0603$ |  |
| C7 |  | $10 \mathrm{pF}, 50 \mathrm{~V}, 0603$ |  |
| C8 | GRM32ER61E226KE15L | $22 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 1210$ |  |
| R1 |  | $16 \mathrm{k} \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |
| R2 |  | $5.1 \mathrm{k} \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |
| R3 |  | $\mathrm{N} . \mathrm{M}$. |  |
| R4 |  | $1 \mathrm{M} \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |
| R5 |  | $10 \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |
| R6 |  | $68 \mathrm{k} \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |
| R7 |  | $4.7 \mathrm{M} \Omega, 1 \%, 0.1 \mathrm{~W}, 0603$ |  |

## $7 \quad$ Typical characteristics



Figure 15. Start-up releasing EN_SS pin


Figure 16. Long overload condition


Figure 17. Quick overload

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$, quick overcurrent $\mathrm{V}_{\mathrm{FB}}$ falls below 0.3 V

Figure 18. Start-up with shorted $\mathrm{V}_{\text {OUT }}$


Figure 19. Reset time


## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## VFDFPN10 package information

Figure 20. VFDFPN10 (3 x $3 \times 1 \mathrm{~mm}$ ) package outline (bottom view)


Table 10. VFDFPN10 ( $3 \times 3 \times 1 \mathrm{~mm}$ ) package mechanical data

| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.80 | 0.90 | 1.00 |
| A1 |  | 0.02 | 0.05 |
| A3 | 0.18 | 0.20 |  |
| b |  | 0.25 | 0.30 |
| D | 2.234 | 3.00 |  |
| D2 |  | 2.384 | 2.484 |
| E | 1.496 | 3.00 |  |
| E2 |  | 1.646 | 0.746 |
| e | 0.30 | 0.50 |  |
| L |  | 0.05 |  |
| ddd |  |  |  |

## $9 \quad$ Order code

Table 11. Ordering information

| Order code | Package | Packing |
| :---: | :---: | :---: |
| ST1S50PUR | VFDFPN10 $3 \times 3 \times 1 \mathrm{~mm}-10 \mathrm{~L}$ | Tape and reel |

## 10 Revision history

Table 12. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 18-Dec-2013 | 1 | Initial release. |
| 24-Feb-2014 | 2 | Replaced label "preliminary data" by "production data" <br> on page 1. |
| 01-Jul-2014 | 3 | Updated Table 1: Pin description on page 4 (updated <br> "Description" of pins: 1 GNDP and 4 GNDA). <br> Updated Figure 12 (replaced by new figure). <br> Updated Table 11 (added "Packing" column). |
| 23-Mar-2015 | 4 | Replaced package name VFDFPN8 by VFDFPN10 in <br> the whole document. <br> Minor modifications throughout document. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2015 \text { STMicroelectronics - All rights reserved }
$$

