

#### 2:12 LOW POWER DIFFERENTIAL Z-BUFFER MUX FOR PCIE AND QPI/UPI

9ZML1232

## **General Description**

The 9ZML1232 is a 2-input/12-output differential mux for use in servers. It meets the demanding DB1200ZL performance specifications and utilizes Low-Power HCSL-compatible outputs to reduce power consumption and termination components. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI applications.

### **Recommended Application**

Clock Mux for Romley, Grantley and Purley Servers

### **Output Features**

• 12 - Low-Power (LP) HCSL Output Pairs


### Features/Benefits

- · Fixed feedback path; Ops input-to-output delay
- 9 Selectable SMBus addresses; multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or bypass mode; PLL can dejitter incoming clock
- Hardware or Software-selectable PLL BW; minimizes jitter peaking in downstream PLL's
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus Interface; unused outputs can be disabled
- Differential outputs are Low/Low in power down; maximum power savings


### **Key Specifications**

- Cycle-to-cycle jitter <50ps</li>
- Output-to-output skew <65 ps</li>
- Input-to-output delay: Fixed at 0 ps
- Input-to-output delay variation <50ps</li>
- Phase jitter: PCle Gen3 <1ps rms
- Phase jitter: QPI/UPI 9.6GB/s <0.2ps rms</li>

# **Block Diagram**



## **Pin Configuration**



^ prefix indicates internal 120Kohm Pull Up v prefix indicates internal 120Kohm Pull down 10mm x 10mm 72-MLF, 0.5mm pin pitch

### **Power Management Table**

Inputs	<b>Control Bits</b>	Control Bits Outputs				
CKPWRGD_PD#	DIF_IN/ DIF_IN#	SMBus EN bit	DIFx/ DIFx#	FBOUT_NC/ FB_OUT_NC#	PLL State	
0	Χ	Х	Low/Low	Low/Low	OFF	
4	Dunning	0	Low/Low	Running	ON	
I	Running	1	Running	Running	ON	

### **PLL Operating Mode Table**

HiBW_BypM_LoBW#	Byte0, bit (7:6)
Low ( PLL Low BW)	00
Mid (Bypass)	01
High (PLL High BW)	11

NOTE: PLL is off in Bypass mode

### **Power Connections**

	Description		
VDD	VDDIO	GND	Description
1		2	Analog PLL
9		8	Analog Input
28, 45, 64	21, 33, 40, 52, 57, 69	16, 22, 27, 34, 39, 46, 51, 58, 63, 70	DIF clocks

### **Tri-Level Input Thresholds**

Level	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< td=""></vin<1.8v<>
High	Vin > 2.2V

### 9ZML1232 SMBus Addressing

SMB_A(1:0)_tri	SMBus Address (Rd/Wrt bit = 0)
00	D8
OM	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

# **Pin Descriptions**

1 VDDA	PIN#	PIN NAME	PIN TYPE	DESCRIPTION
Input to select differential input clock A or differential input clock B. This input has an internal pull-up resistor.	1	VDDA	PWR	3.3V power for the PLL core.
Input to select differential input clock A or differential input clock B. This input has an internal pull-up resistor.	2	GNDA	PWR	Ground pin for the PLL core.
O = Input B selected, 1 = Input A selected,				Input to select differential input clock A or differential input clock B. This input has
O = Input B selected, 1 = Input A selected,	3	^SEL_A_B#	IN	
AvHIBW_BYPM_LOBW# D IN See PLL Operating Mode Table for Details.  CKPWRGD_PD# IN See PLL Operating Mode Table for Details.  3.3V Input notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on subsequent assertions. Low enters Power Down Mode on Subsequent Assertion Input Conferential True input Low Enters Input Down Mode on Subsequent Input Bower Input Down Input Do				0 = Input B selected, 1 = Input A selected.
Sept.L. Operating Mode 1 also to Details.  Significant of Sept. Se		ALLIDIA DVDA LODANI	LATCHE	
Section   Sect	4	WHIBW_BYPM_LOBW#	D IN	See PLL Operating Mode Table for Details.
Power Down Mode.				3.3V Input notifies device to sample latched inputs and start up on first high
DIF_INB#   IN	5	CKPWRGD_PD#	IN	assertion, or exit Power Down Mode on subsequent assertions. Low enters
DIF_INB# IN				Power Down Mode.
South   PWR   Ground pin.			IN	
9 VDDR PWR 3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered appropriately.  10 DIF_INA IN 0.7 V HCSL-Compatible Differential True input  11 DIF_INA# IN 0.7 V HCSL-Compatible Differential True input  12 VSMB_A0_tri IN SMB_A1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  13 SMBDAT I/O Data pin of SMBUS circuitry, 5V tolerant  14 SMBCLK IN Clock pin of SMBUS circuitry, 5V tolerant  15 VSMB_A1_tri IN SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  16 GND PWR Ground pin.  17 Ground pin.  18 FBOUT_NC# OUT Ground pin.  19 ACtive low input for enabling DIF pair 0. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  19 ACtive low input for enabling DIF pair 0. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs  20 ACTIVE OUT GOUT OUT OUT OUT OUT OUT OUT OUT OUT OUT	7	DIF_INB#	IN	0.7 V HCSL-Compatible Differential Complement Input
an analog power rail and filtered appropriately.  DIF_INA# IN 0.7 V HCSL-Compatible Differential True input  SMBUs address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  SMBDAT I/O Data pin of SMBUS circuitry, 5V tolerant  SMBUS Address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  SMBDAT I/O Data pin of SMBUS circuitry, 5V tolerant  SMBUS Address bit. This is a tri-level input that works in conjunction with the SMBUS deficiently, 5V tolerant  IN SMBUS Address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS address bit. This is a tri-level input that works in conjunction with the SMBUS addresses. It has an internal 120Kohm pull down resistor.  The Addresses in that it a tri-level input that works in conjunction with the SMBUS addresses. It has an internal pull NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  The Half of differential feedback output. This pin has an internal pull-up resistor.  1 disable outputs, 0 = enable outputs  20 NOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 disable outputs, 0 = enable outputs  21 VDDIO PWR Po	8	GND	PWR	
an analog power rail and filtered appropriately.  10 DIF_INA  IN 0.7 V HCSL-Compatible Differential True input  SMBus address bit. This is a tri-level input that works in conjunction with the SMBus Address bit. This is a tri-level input that works in conjunction with the SMBus Address bit. This is a tri-level input that works in conjunction with the down resistor.  IN SMBLA1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  SMBCLK IN Clock pin of SMBUS circuitry, 5V tolerant  SMBCLK IN Clock pin of SMBUS circuitry, 5V tolerant  SMBLA1_tri IN SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  SMB_A1_tri IN SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  ACIEVE low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  ACIEVE low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  ACIEVE low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  DIF_0 OUT 0.7V differential Complementary clock output  DIF_0 OUT 0.7V differential Complementary clock output  DIF_0 OUT 0.7V differential Complementary clock output  DIF_2 OUT 0.7V differential Complementary clock output  DIF_3 OUT 0.7V differential Complementary clock output  DIF_3 OUT 0.7V differential Complementary clock output	ا م ا	VDDR	PWR	
DIF_INA# IN	9			
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.				
12	11	DIF_INA#	IN	
down resistor.   13   SMBDAT   I/O   Data pin of SMBUS circuitry, 5V tolerant   14   SMBCLK   I/O   Data pin of SMBUS circuitry, 5V tolerant   15   SMBCAT   I/O   SMBUS address bit. This is a tri-level input that works in conjunction with the   SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull   down resistor.   16   GND   PWR   Ground pin.   Complementary half of differential feedback output. This pin should NOT be   connected to anything outside the chip. It exists to provide delay path matching to   get 0 propagation delay.   True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.   Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.   1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.   1 = disable outputs, 0 = enable outputs   22   GND   PWR   Ground pin.				
SMBDAT   I/O   Data pin of SMBUS circuitry, 5V tolerant	12	vSMB_A0_tri	IN	
SMBCLK				
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.  16 GND PWR Ground pin.  Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  18 FBOUT_NC OUT True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  19 Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  20 ACE1# Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Ground pin.  29 DIF_2 OUT 0.7V differential Complementary clock output  30 DIF_2# OUT 0.7V differential True clock output  31 DIF_3# OUT 0.7V differential Complementary clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply, nominal 3.3V VDDIO PWR Power supply for differential complementary clock output  34 DIF_3# OUT 0.7V differential Complementary clock output  35 DIF_3# OUT 0.7V differential Complementary clock output  36 DIF_3# OUT 0.7V differential Complementary clock output  37 DIF_9 OUT 0.7V differential Complementary clock output  38 VDDIO PWR Power supply for differential outputs				
SMB_A1_tri   IN   SMB_A0 to decode 1 of 9 SMBus Addresses. It has an internal 120Kohm pull down resistor.	14	SMBCLK	IN	
down resistor.				
True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.    True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.    True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.    Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output pair 1. This pin has an internal pull-up resistor. 1 = disable output in the clock output   DiF output pair 1. This pin has an internal pull-up resistor. 1 = disable output in the clock output   DiF output pair 1. This pin has an internal pull-up resistor. 1 = disable output in the clock output   DiF output pair 1. This pin has an internal pull-up resistor. 1 = disable output pair 1. Thi	15	vSMB_A1_tri	IN	·
Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  In Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  In Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  In Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  In Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  In Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  In OUT 0.7V differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1# OUT 0.7V differential Complementary clock output  26 DIF_2# OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential Complementary clock output  31 DIF_3 OUT 0.7V differential Complementary clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply for differential complementary clock output  34 DIF_3 OUT 0.7V differential Complementary clock output  35 DIF_3# OUT 0.7V differential Complementary clock output  36 DIF_2# OUT 0.7V differential Complementary clock output  37 DIF_3 OUT 0.7V differential Complementary clock output  38 VDDIO PWR Power supply for differential outputs				
True half of differential feedback output. This pin has an internal pull-up resistor.  18 FBOUT_NC  OUT  OUT  Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  19 ACE1#  IN  Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  20 ACE1#  IN  Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  21 VDDIO  PWR  Power supply for differential outputs  22 GND  PWR  Ground pin.  23 DIF_0  OUT  0.7V differential true clock output  24 DIF_0#  OUT  0.7V differential Complementary clock output  25 DIF_1  OUT  0.7V differential Complementary clock output  26 DIF_1#  OUT  0.7V differential Complementary clock output  27 GND  PWR  Ground pin.  28 VDD  PWR  Power supply, nominal 3.3V  29 DIF_2  OUT  0.7V differential true clock output  0.7V differential true clock output  0.7V differential Complementary clock output  27 GND  PWR  Power supply, nominal 3.3V  29 DIF_2#  OUT  0.7V differential true clock output  0.7V differential Complementary clock output	16	GND	PWR	
get 0 propagation delay.  True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  19  ^OE0# IN	l l			
True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  IN  Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  IN  Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  PWR  Power supply for differential outputs  Ground pin.  OUT  O.7V differential true clock output  DIF_0#  OUT  O.7V differential Complementary clock output  DIF_1#  OUT  O.7V differential Complementary clock output  DIF_2#  OUT  O.7V differential true clock output  OUT  O.7V differential Complementary clock output  DIF_2  OUT  O.7V differential Complementary clock output  OUT  O.7V differential true clock output  OUT  O.7V differential Complementary clock output	17	FBOUT_NC#	OUT	
18 FBOUT_NC OUT anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.  19 ^OE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  20 ^OE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Ground pin.  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential true clock output  31 DIF_3 OUT 0.7V differential true clock output  32 DIF_3# OUT 0.7V differential true clock output  33 VDDIO PWR Power supply for differential voluputs				
propagation delay.  IN Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  NoE1#  Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 = disable outputs, 0 = enable outputs  PWR Power supply for differential outputs  PWR Ground pin.  DIF_0  OUT 0.7V differential true clock output  DIF_0#  OUT 0.7V differential Complementary clock output  DIF_1#  OUT 0.7V differential Complementary clock output  DIF_1#  OUT 0.7V differential Complementary clock output  PWR Ground pin.  Round pin.  PWR Ground pin.  PWR Ground pin.  DIF_2#  OUT 0.7V differential true clock output  OUT 0.7V differential Complementary clock output  OUT 0.7V differential Complementary clock output  OUT 0.7V differential true clock output  OUT 0.7V differential Complementary clock output	40	FROUT NO	OUT	
Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs    Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs, 0 = enable outputs   Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor. 1 = disable outputs     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor. 1 = disable output     Active low input for enable outputs	18	FBOUT_NC	001	
19				propagation delay.
1 =disable outputs, 0 = enable outputs  IN Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Ground pin.  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential true clock output  31 DIF_3 OUT 0.7V differential Complementary clock output  32 DIF_3# OUT 0.7V differential true clock output  33 VDDIO PWR Power supply for differential outputs	10	AOF0#		Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.
1 = disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Power supply, nominal 3.3V  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential Complementary clock output  31 DIF_3 OUT 0.7V differential true clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply for differential outputs	19	^OE0#	IIN	1 =disable outputs, 0 = enable outputs
1 = disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Power supply, nominal 3.3V  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential Complementary clock output  31 DIF_3 OUT 0.7V differential true clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply for differential outputs				
1 = disable outputs, 0 = enable outputs  21 VDDIO PWR Power supply for differential outputs  22 GND PWR Ground pin.  23 DIF_0 OUT 0.7V differential true clock output  24 DIF_0# OUT 0.7V differential Complementary clock output  25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Power supply, nominal 3.3V  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential Complementary clock output  31 DIF_3 OUT 0.7V differential Complementary clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply for differential outputs	20	^OE1#	INI	Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.
22 GND PWR Ground pin. 23 DIF_0 OUT 0.7V differential true clock output 24 DIF_0# OUT 0.7V differential Complementary clock output 25 DIF_1 OUT 0.7V differential true clock output 26 DIF_1# OUT 0.7V differential Complementary clock output 27 GND PWR Ground pin. 28 VDD PWR Power supply, nominal 3.3V 29 DIF_2 OUT 0.7V differential true clock output 30 DIF_2# OUT 0.7V differential Complementary clock output 31 DIF_3 OUT 0.7V differential true clock output 32 DIF_3# OUT 0.7V differential Complementary clock output 33 VDDIO PWR Power supply for differential outputs	20	AOE1#	IIN	1 =disable outputs, 0 = enable outputs
22 GND PWR Ground pin. 23 DIF_0 OUT 0.7V differential true clock output 24 DIF_0# OUT 0.7V differential Complementary clock output 25 DIF_1 OUT 0.7V differential true clock output 26 DIF_1# OUT 0.7V differential Complementary clock output 27 GND PWR Ground pin. 28 VDD PWR Power supply, nominal 3.3V 29 DIF_2 OUT 0.7V differential true clock output 30 DIF_2# OUT 0.7V differential Complementary clock output 31 DIF_3 OUT 0.7V differential true clock output 32 DIF_3# OUT 0.7V differential Complementary clock output 33 VDDIO PWR Power supply for differential outputs	21	VDDIO	D\\/D	Power cumply for differential outputs
23       DIF_0       OUT       0.7V differential true clock output         24       DIF_0#       OUT       0.7V differential Complementary clock output         25       DIF_1       OUT       0.7V differential true clock output         26       DIF_1#       OUT       0.7V differential Complementary clock output         27       GND       PWR       Ground pin.         28       VDD       PWR       Power supply, nominal 3.3V         29       DIF_2       OUT       0.7V differential true clock output         30       DIF_2#       OUT       0.7V differential Complementary clock output         31       DIF_3       OUT       0.7V differential true clock output         32       DIF_3#       OUT       0.7V differential Complementary clock output         33       VDDIO       PWR       Power supply for differential outputs				
24       DIF_0#       OUT       0.7V differential Complementary clock output         25       DIF_1       OUT       0.7V differential true clock output         26       DIF_1#       OUT       0.7V differential Complementary clock output         27       GND       PWR       Ground pin.         28       VDD       PWR       Power supply, nominal 3.3V         29       DIF_2       OUT       0.7V differential true clock output         30       DIF_2#       OUT       0.7V differential Complementary clock output         31       DIF_3       OUT       0.7V differential true clock output         32       DIF_3#       OUT       0.7V differential Complementary clock output         33       VDDIO       PWR       Power supply for differential outputs	-			
25 DIF_1 OUT 0.7V differential true clock output  26 DIF_1# OUT 0.7V differential Complementary clock output  27 GND PWR Ground pin.  28 VDD PWR Power supply, nominal 3.3V  29 DIF_2 OUT 0.7V differential true clock output  30 DIF_2# OUT 0.7V differential Complementary clock output  31 DIF_3 OUT 0.7V differential true clock output  32 DIF_3# OUT 0.7V differential Complementary clock output  33 VDDIO PWR Power supply for differential outputs				·
26       DIF_1#       OUT       0.7V differential Complementary clock output         27       GND       PWR       Ground pin.         28       VDD       PWR       Power supply, nominal 3.3V         29       DIF_2       OUT       0.7V differential true clock output         30       DIF_2#       OUT       0.7V differential Complementary clock output         31       DIF_3       OUT       0.7V differential true clock output         32       DIF_3#       OUT       0.7V differential Complementary clock output         33       VDDIO       PWR       Power supply for differential outputs				
27         GND         PWR         Ground pin.           28         VDD         PWR         Power supply, nominal 3.3V           29         DIF_2         OUT         0.7V differential true clock output           30         DIF_2#         OUT         0.7V differential Complementary clock output           31         DIF_3         OUT         0.7V differential true clock output           32         DIF_3#         OUT         0.7V differential Complementary clock output           33         VDDIO         PWR         Power supply for differential outputs				
28     VDD     PWR     Power supply, nominal 3.3V       29     DIF_2     OUT     0.7V differential true clock output       30     DIF_2#     OUT     0.7V differential Complementary clock output       31     DIF_3     OUT     0.7V differential true clock output       32     DIF_3#     OUT     0.7V differential Complementary clock output       33     VDDIO     PWR     Power supply for differential outputs	-	_		
29 DIF_2 OUT 0.7V differential true clock output 30 DIF_2# OUT 0.7V differential Complementary clock output 31 DIF_3 OUT 0.7V differential true clock output 32 DIF_3# OUT 0.7V differential Complementary clock output 33 VDDIO PWR Power supply for differential outputs				
30     DIF_2#     OUT     0.7V differential Complementary clock output       31     DIF_3     OUT     0.7V differential true clock output       32     DIF_3#     OUT     0.7V differential Complementary clock output       33     VDDIO     PWR     Power supply for differential outputs				
31     DIF_3     OUT     0.7V differential true clock output       32     DIF_3#     OUT     0.7V differential Complementary clock output       33     VDDIO     PWR     Power supply for differential outputs				
32     DIF_3#     OUT     0.7V differential Complementary clock output       33     VDDIO     PWR     Power supply for differential outputs				
33 VDDIO PWR Power supply for differential outputs	-	_		

# **Pin Descriptions (cont.)**

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
35	^OE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs
36	^OE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs
37	^OE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs
38	^OE5#	IN	Active low input for enabling DIF pair 5. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs
39	GND	PWR	Ground pin.
40	VDDIO	PWR	Power supply for differential outputs
41	DIF_4	OUT	0.7V differential true clock output
42	DIF_4#	OUT	0.7V differential Complementary clock output
43	DIF_5	OUT	0.7V differential true clock output
44	DIF_5#	OUT	0.7V differential Complementary clock output
45	VDD	PWR	Power supply, nominal 3.3V
46	GND	PWR	Ground pin.
47	DIF_6	OUT	0.7V differential true clock output
48	DIF_6#	OUT	0.7V differential Complementary clock output
49	DIF_7	OUT	0.7V differential true clock output
50	DIF_7#	OUT	0.7V differential Complementary clock output
51	GND	PWR	Ground pin.
52	VDDIO	PWR	Power supply for differential outputs
53	^OE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-up resistor. $1 = disable outputs$ , $0 = enable outputs$
54	^OE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
55	^OE8#	IN	Active low input for enabling DIF pair 8. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
56	^OE9#	IN	Active low input for enabling DIF pair 9. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs
57	VDDIO	PWR	Power supply for differential outputs
58	GND	PWR	Ground pin.
59	DIF_8	OUT	0.7V differential true clock output
60	DIF_8#	OUT	0.7V differential Complementary clock output
61	DIF_9	OUT	0.7V differential true clock output
62	DIF_9#	OUT	0.7V differential Complementary clock output
63	GND	PWR	Ground pin.
64	VDD	PWR	Power supply, nominal 3.3V
65	DIF_10	OUT	0.7V differential true clock output
66	DIF_10#	OUT	0.7V differential Complementary clock output
67	DIF_11	OUT	0.7V differential true clock output
68	DIF_11#	OUT	0.7V differential Complementary clock output
69	VDDIO	PWR	Power supply for differential outputs
70	GND	PWR	Ground pin.
71	^OE10#	IN	Active low input for enabling DIF pair 10. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
72	^OE11#	IN	Active low input for enabling DIF pair 11. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9ZML1232. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA, R				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
I/O Supply Voltage	VDDIO				4.6	<b>V</b>	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			٧	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			V <sub>DD</sub> +0.5V	V	1
Input High Voltage	$V_{IHSMB}$	SMBus clock and data pins			5.5V	٧	1
Storage Temperature	Ts		-65		150	Ç	1
Junction Temperature	Tj				125	ô	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-DIF\_IN Clock Input Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V <sub>CROSS</sub>	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V <sub>SWING</sub>	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d <sub>tin</sub>	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

# **Electrical Characteristics-Input/Supply/Common Output Parameters**

TA =  $T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	ТСОМ	Commmercial range	0	25	70	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	٧	1
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	<b>V</b>	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5	-0.12	5	uA	1
Input Current	I <sub>INP</sub>	$\label{eq:single-ended} Single-ended inputs \\ V_{IN} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ V_{IN} = \text{VDD}; \text{ Inputs with internal pull-down resistors}$	-200	-0.02	200	uA	1
Input Frequency	F <sub>ibyp</sub>	V <sub>DD</sub> = 3.3 V, Bypass mode	33		150	MHz	2
	$F_{ipll}$	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	110	MHz	2
Pin Inductance	$L_{pin}$				7	nΗ	1
	C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
	$C_{OUT}$	Output pin capacitance			6	V UA UA UA UA UA WHZ MHZ NH PF PF MS KHZ Clocks US NS NS V V V MA V NS NS	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30		33	kHz	1
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	4		12	clocks	1
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	$V_{ILSMB}$				0.8	V	1
SMBus Input High Voltage	$V_{IHSMB}$		2.1		$V_{DDSMB}$	V	1
SMBus Output Low Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	V	1
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	1
Nominal Bus Voltage	$V_{\text{DDSMB}}$	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			400	kHz	1,5

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^2\</sup>mbox{Control}$  input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active

### Electrical Characteristics-DIF 0.7V Low Power Differential Outputs

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	3.3	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on		2	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	804	850	mV	1
Voltage Low	VLow	averaging on)		19	150		1
Max Voltage	Vmax	Measurement on single ended signal using		885	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-29		IIIV	1
Vswing	Vswing	Scope averaging off	300	1569		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	465	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		12	140	mV	1, 6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 27Ω$  for Zo = 85Ω differential trace impedance).

## **Electrical Characteristics-Current Consumption**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DDVDD</sub>	All outputs @100MHz, $C_L = 2pF$ ; $Zo=85 \Omega$		13	35	mA	1
	I <sub>DDVDDA/R</sub>	All outputs @100MHz, $C_L = 2pF$ ; $Zo=85 \Omega$		14	20	mA	1
	I <sub>DDVDDIO</sub>	All outputs @100MHz, $C_L = 2pF$ ; $Zo=85 \Omega$		86	100	mA	1
Powerdown Current	I <sub>DDVDDPD</sub>	All differential pairs low/low		0.7	4	mA	1,2
	I <sub>DDVDDA/RPD</sub>	All differential pairs low/low			5	mA	1,2
	I <sub>DDVDDIOPD</sub>	All differential pairs low/low			0.2	mA	1,2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>2</sup> With input clock running. Stopping the input clock will result in lower numbers.

### **Electrical Characteristics-Skew and Differential Jitter Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

CLK_IN, DIF[x:0]   t_{SPO_PLL}   Input-to-Output Skew in PLL mode nominal value @ 25°C, 3.3V   3   3.8   4.5   ns   1,2,3,5,8								
CLK_IN, DIF[x:0]   t <sub>PD_BYP</sub>   Input-to-Output Skew in Bypass mode nominal value @ 25°C, 3.3V   3.8   4.5   ns   1,2,3,5,6	PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]   TpD_BYP   nominal value @ 25°C, 3.3V   3   3.8   4.5   ns   1,2,3,5,8	CLK_IN, DIF[x:0]	t <sub>SPO_PLL</sub>	·	-325	-225	-125	ps	1,2,4,5,8
CLK_IN, DIF[x:0]   t_{DSPO_BYP}   across voltage and temperature   -50   0   50   ps   1,2,3,5,8	CLK_IN, DIF[x:0]	t <sub>PD_BYP</sub>		3	3.8	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0]         t_DE         across voltage and temperature         -250         250         ps         1,2,3,5,8           CLK_IN, DIF[x:0]         t_DE         Random Differential Tracking error beween two 9ZM devices in Hi BW Mode         5         ps         1,2,3,5,8           CLK_IN, DIF[x:0]         t_DESTE         Random Differential Spread Spectrum Tracking error beween two 9ZM devices in Hi BW Mode         75         ps         1,2,3,5,8           DIF{x:0]         t_SKEW_ALL (Common to Bypass and PLL mode)         Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)         40         65         ps         1,2,3,8           PLL Jitter Peaking         j_peak-Inibw (Common to Bypass and PLL mode)         1         0         2.5         dB         7,8           PLL Jitter Peaking         j_peak-lobw (Common to Bypass and PLL mode)         1         0         2.5         dB         7,8           PLL Bandwidth         pllHiBW         LOBW#_BYPASS_HIBW = 0         0         2         dB         7,8           PLL Bandwidth         pllLOBW         LOBW#_BYPASS_HIBW = 0         0.7         1.4         MHz         8,9           Duty Cycle         t_DC         Measured differentially, Bypass Mode @ 100MHz         -2         0.8         2         %         1,10	CLK_IN, DIF[x:0]	t <sub>DSPO_PLL</sub>	•	-50	0	50	ps	1,2,3,5,8
CLK_IN, DIF[x:0]         total         9ZM devices in Hi BW Mode         5         (ms)         1,2,3,5,8           CLK_IN, DIF[x:0]         total         Random Differential Spread Spectrum Tracking error beween two 9ZM devices in Hi BW Mode         75         ps         1,2,3,5,8           DIF[x:0]         total         Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)         40         65         ps         1,2,3,8           PLL Jitter Peaking         jpeak-hibw (Common to Bypass and PLL mode)         0         2.5         dB         7,8           PLL Jitter Peaking         jpeak-hibw (Common to Bypass and PLL mode)         0         2.5         dB         7,8           PLL Jitter Peaking         jpeak-hibw (Common to Bypass And PLL mode)         0         2.5         dB         7,8           PLL Bandwidth         jleak-lobw (Common to Bypass AllBW = 0         0         2         dB         7,8           PLL Bandwidth         pll <sub>HBW</sub> (DBW#_BYPASS_HIBW = 1         2         4         MHz         8,9           PLL Bandwidth         pll <sub>LOBW</sub> (DBW#_BYPASS_HIBW = 0         0.7         1.4         MHz         8,9           Duty Cycle         total         Measured differentially, Bypass Mode (Plumber)         -2         0.8         2         %         1,10 <td>CLK_IN, DIF[x:0]</td> <td>t<sub>DSPO_BYP</sub></td> <td>, , ,</td> <td>-250</td> <td></td> <td>250</td> <td>ps</td> <td>1,2,3,5,8</td>	CLK_IN, DIF[x:0]	t <sub>DSPO_BYP</sub>	, , ,	-250		250	ps	1,2,3,5,8
DIF(x:0]   TDSSTE   error beween two 9ZM devices in Hi BW Mode   TS   PS   T,2,3,5,8	CLK_IN, DIF[x:0]	t <sub>DTE</sub>	•			5	•	1,2,3,5,8
DIF(X:0]   Take   Common to Bypass and PLL mode   40   65   ps   1,2,3,8	CLK_IN, DIF[x:0]	t <sub>DSSTE</sub>	, ,			75	ps	1,2,3,5,8
PLL Jitter Peaking         j <sub>peak-lobw</sub> LOBW#_BYPASS_HIBW = 0         0         2         dB         7,8           PLL Bandwidth         pll <sub>HIBW</sub> LOBW#_BYPASS_HIBW = 1         2         4         MHz         8,9           PLL Bandwidth         pll <sub>LOBW</sub> LOBW#_BYPASS_HIBW = 0         0.7         1.4         MHz         8,9           Duty Cycle         t <sub>DC</sub> Measured differentially, PLL Mode         45         50.2         55         %         1           Duty Cycle Distortion         t <sub>DCD</sub> Measured differentially, Bypass Mode @ 100MHz         -2         0.8         2         %         1,10           Jitter Cycle to cycle         t <sub>DCD</sub> PLL mode         10         50         ps         1,11	DIF{x:0]	t <sub>SKEW_ALL</sub>			40	65	ps	1,2,3,8
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PLL Jitter Peaking	j <sub>peak-hibw</sub>	LOBW#_BYPASS_HIBW = 1	0		2.5	dB	7,8
PLL Bandwidth $pll_{LOBW}$ LOBW#_BYPASS_HIBW = 00.71.4MHz8,9Duty Cycle $t_{DC}$ Measured differentially, PLL Mode4550.255%1Duty Cycle Distortion $t_{DCD}$ Measured differentially, Bypass Mode @ 100MHz-20.82%1,10Jitter Cycle to cycle $t_{DCD}$ PLL mode1050ps1,11	PLL Jitter Peaking		LOBW#_BYPASS_HIBW = 0	0		2	dB	7,8
PLL Bandwidth         pll <sub>LOBW</sub> LOBW#_BYPASS_HIBW = 0         0.7         1.4         MHz         8,9           Duty Cycle         t <sub>DC</sub> Measured differentially, PLL Mode         45         50.2         55         %         1           Duty Cycle Distortion         t <sub>DCD</sub> Measured differentially, Bypass Mode @ 100MHz         -2         0.8         2         %         1,10           Jitter Cycle to cycle         two average         PLL mode         10         50         ps         1,11	PLL Bandwidth	pll <sub>HIBW</sub>	LOBW#_BYPASS_HIBW = 1	2		4	MHz	8,9
Duty Cycle to cycle t	PLL Bandwidth		LOBW#_BYPASS_HIBW = 0	0.7		1.4	MHz	8,9
Uitter Cycle to cycle    Cycle to cycle to cycle   Cycle to cycle   Cycle to cycle to cycle   Cycle to cycle	Duty Cycle		Measured differentially, PLL Mode	45	50.2	55	%	1
Alliter Cycle to cycle   Tieve eve	Duty Cycle Distortion	t <sub>DCD</sub>	, , , , , , , , , , , , , , , , , , ,	-2	0.8	2	%	1,10
Additive Jitter in Bypass Mode 0.1 50 ps 1.11	litter Cycle to cycle	t.	PLL mode		10	50	ps	1,11
, ,,,,	onter, Cycle to Cycle	<sup>t</sup> Jcyc-cyc	Additive Jitter in Bypass Mode		0.1	50	ps	1,11

#### Notes for preceding table:

<sup>&</sup>lt;sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>&</sup>lt;sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>&</sup>lt;sup>4</sup> This parameter is deterministic for a given device

<sup>&</sup>lt;sup>5</sup> Measured with scope averaging on to find mean value.

<sup>&</sup>lt;sup>6.</sup> t is the period of the input clock

<sup>&</sup>lt;sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>&</sup>lt;sup>8.</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>9</sup> Measured at 3 db down or half power point.

<sup>&</sup>lt;sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode

<sup>&</sup>lt;sup>11</sup> Measured from differential waveform

### **Electrical Characteristics-Phase Jitter Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	t <sub>iphPCleG1</sub>	PCIe Gen 1	23	36	44	86	ps (p-p)	1,2,3
	•	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz	0.84	1.18	1.41	3	ps (rms)	1,2
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)	1.44	2.01	2.48	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)	0.37	0.49	0.59	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)	0.20	0.25	0.35	0.5	ps (rms)	1,5
	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz, 8.0Gb/s, 12UI)	0.08	0.16	0.28	0.3	ps (rms)	1,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)	0.07	0.12	0.19	0.2	ps (rms)	1,5
	t <sub>jphPCleG1</sub>	PCIe Gen 1	0	3	10	N/A	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz	0.09	0.13	0.30	N/A	ps (rms)	1,2,6
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)	0.00	0.10	0.70	N/A	ps (rms)	1,2,6
Additive Phase Jitter, Bypass mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)	0.00	0.10	0.30	N/A	ps (rms)	1,2,4,6
Dypass mode		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)	0.00	0.10	0.30	N/A	ps (rms)	1,5,6
	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)	0.04	0.05	0.10	N/A	ps (rms)	1,5,6
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)	0.04	0.05	0.10	N/A	ps (rms)	1,5,6

<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Subject to final ratification by PCI SIG.

<sup>&</sup>lt;sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

<sup>&</sup>lt;sup>6</sup> For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)^2 = (total jitter)^2 - (input jitter)^2

## Clock Periods-Differential Outputs with Spread Spectrum Disabled

		Measurement Window								
	l <b>a</b> [	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3

# Clock Periods-Differential Outputs with Spread Spectrum Enabled

		Measurement Window								
0	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3

#### Notes:

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ accuracy requirements (+/-100ppm). The 9ZML1232 itself does not contribute to ppm error.


<sup>&</sup>lt;sup>3</sup> Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode


<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

DIF Reference Clock								
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure					
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1					
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1					
Rs (100 ohm differential traces)	33	ohm	1					
Rs (85 ohm differential traces)	27	ohm	1					

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2






11

Cable Connected AC Coupled Application (Figure 3)							
Component	Value	Note					
R5a, R5b	8.2K 5%						
R6a, R6b	1K 5%						
Cc	0.1 μF						
Vcm	0.350 volts						





### General SMBus Serial Interface Information for 9ZML1232

#### **How to Write**

- · Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave A	Address								
WR	WRite								
			ACK						
Beginning	g Byte = N								
			ACK						
Data Byte	Count = X								
			ACK						
Beginnin	g Byte N								
			ACK						
0		×							
0		X Byte	0						
0		Ф	0						
			0						
Byte N	+ X - 1								
			ACK						
Р	stoP bit								

#### 9ZML1232 SMBus Addressing

SMB_A(1:0)_tri	SMBus Address (Rd/Wrt bit = 0)
00	D8
OM	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

#### **How to Read**

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		<u>e</u>	0
	0	X Byte	0
0		×	0
0			
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMBusTable: PLL Mode, and Frequency Select Register

Byte	Byte 0 Pin # Name		Control Function	Type	0	1	Default
Bit 7 4		PLL Mode 1	PLL Operating Mode Rd back 1 R See PLL Operating Mode		erating Mode	Latch	
Bit 6	4	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readba	ck Table	Latch
Bit 5	5 3 SEL_A_B#		Input Select Readback	R	DIF_INA	DIF_INB	Latch
Bit 4			Reserved				0
Bit 3	Bit 3 Software_EN		Enable S/W control of PLL BW and Input Select	RW	HW Latch	SMBus Control	0
Bit 2		PLL Mode 1	PLL Operating Mode 1	RW	See PLL Operating Mode		1
Bit 1	PLL Mode 0		PLL Operating Mode 1	RW		ck Table	1
Bit 0	0 SEL_A_B#		Input Select	RW	DIF_INB	DIF_INA	1

**Note:** Setting bit 3 to '1' allows the user to overide the Latch value from pins 4 and 5 via use of bits [2:0]. Use the values from the PLL Operating Mode Readback Table. Note that Bits [7:5] will keep the value originally latched on pins 4 and 5. A warm reset of the system will have to accomplished if the user changes Bits [2:0] bits.

SMBusTable: Output Control Register

Byte	1 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	49/50	DIF_7_En	Output Control - '0' overrides OE# pin	RW			1
Bit 6	47/48	DIF_6_En	Output Control - '0' overrides OE# pin	RW			1
Bit 5	43/44	DIF_5_En	Output Control - '0' overrides OE# pin	RW			1
Bit 4	41/42	DIF_4_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1
Bit 3	31/32	DIF_3_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Bit 2	29/30	DIF_2_En	Output Control - '0' overrides OE# pin	RW			1
Bit 1	25/26	DIF_1_En	Output Control - '0' overrides OE# pin	RW			1
Bit 0	23/24	DIF 0 En	Output Control - '0' overrides OE# pin	RW			1

SMBusTable: Output Control Register

Byte	2 Pin #	Name	Control Function	Type	0	1	Default
Bit 7		Reserved					
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3	67/68	DIF_11_En	Output Control - '0' overrides OE# pin	RW			1
Bit 2	65/66	DIF_10_En	Output Control - '0' overrides OE# pin	RW	Low/Low	Enable	1
Bit 1	61/62	DIF_9_En	Output Control - '0' overrides OE# pin	RW	LOW/LOW	Enable	1
Rit 0	59/60	DIF 8 Fn	Output Control - '0' overrides OF# nin	RW			1

SMBusTable: Output Amplitude Control Register

Byte	e 3	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7				Reserved					
Bit 6				Reserved				0	
Bit 5				Reserved					
Bit 4				Reserved					
Bit 3				Reserved					
Bit 2			AMP2		RW	· · · · · · · · · · · · · · · · · · ·	001=450mV,	1	
Bit 1			AMP1	Output Amplitude	RW	010=550mV, 100=750mV	011=650mV, 101=850mV,	0	
Bit 0			AMP0		RW	110=950mV,	111=Reserved	0	

SMBusTable: Reserved Register

Byte	e 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved					0
Bit 6				Reserved				0
Bit 5			Reserved					0
Bit 4			Reserved				0	
Bit 3				Reserved				0
Bit 2			Reserved				0	
Bit 1			Reserved				0	
Bit 0				Reserved				0

SMBusTable: Vendor & Revision ID Register

Byte	5 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3	REVISION ID	R			Х
Bit 6	-	RID2		R	A rev	= 0000	X
Bit 5		RID1		R	B rev	= 0001	Х
Bit 4	-	RID0		R			Χ
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	•	0
Bit 1	-	VID1	VENDOR ID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	De	vice ID 7 (MSB)	R		·	
Bit 6	-		Device ID 6	R			1
Bit 5	-		Device ID 5	R			1
Bit 4	-		Device ID 4	R	07141.100	1 = F1 hex	1
Bit 3	-		Device ID 3	R	9ZIVIL 123	I = FI Hex	0
Bit 2	-		Device ID 2	R			0
Bit 1	-		Device ID 1	R			0
Bit 0	-		Device ID 0	R			1

SMBusTable: Byte Count Register

Byte	7 Pin #	Name	Control Function	Type	0	1	Default
Bit 7		Reserved				0	
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4	ı	BC4		RW			0
Bit 3	ı	BC3	Writing to this register configures how	RW	Default value	is 8 hex, so 9	1
Bit 2		BC2		RW	bytes (0 to 8) v	vill be read back	0
Bit 1	•	BC1	many bytes will be read back.	RW	by de	efault.	0
Bit 0	-	BC0		RW	1		0

SMBusTable: Reserved Register

Byte	e 8	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				Reserved				0
Bit 6				Reserved				0
Bit 5				Reserved				0
Bit 4				Reserved				0
Bit 3				Reserved				0
Bit 2				Reserved				0
Bit 1				Reserved				0
Bit 0				Reserved				0


# **Marking Diagram**



#### Notes:

- 1. "L" denotes RoHS compliant package.
- 2. 'LOT' denotes the lot number.
- 3. "COO": country of origin.
- 4. YYWW is the last two digits of the year and week that the part was assembled.

### Package Outline and Package Dimensions (72-pin MLF)



	Millin	neters
Symbol	Min	Max
Α	0.8	1.0
A1	0	0.05
A3	0.25 Re	ference
b	0.18	0.3
е	0.50 E	BASIC
D x E BASIC	10.00	< 10.00
D2 MIN./MAX.	5.75	6.15
E2 MIN./MAX.	5.75	6.15
L MIN./MAX.	0.30	0.50
N	7	2
$N_D$	1	8
N <sub>E</sub>	1	8

# **Ordering Information**

Part Number	<b>Shipping Package</b>	Package	Temperature
9ZML1232BKLF	Trays	72-pin QFN	0 to +70°C
9ZML1232BKLFT	Tape and Reel	72-pin QFN	0 to +70°C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

<sup>&</sup>quot;B" is the device revision designator (will not correlate with the datasheet revision).

## **Revision History**

Rev.	Issuer	Issue Date	Description	Page #
Α	RDW	8/17/2012	Updated electrical characteristics and move to final.	
В	RDW	10/2/2012	Corrected Phase Jitter Parameters	9
С	RDW	3/24/2014	1. Corrected pin references in Byte 0, bits (7:5) from 4 and 5 to 3 and 4.	14
D	RDW	9/16/2015	Corrected typo in general description; changed DB1900Z to DB1200ZL	1
E	RDW	11/20/2015	Updated QPI references to QPI/UPI     Updated DIF_IN table to match PCI SIG specification, no silicon change	1,5

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

9ZML1232BKLF 9ZML1232BKLFT 9ZML1232EKILF 9ZML1232EKILFT