DG411F/DG412F/
DG413F

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

## Benefits and Features

- No Power-Supply Sequencing Required
- Rail-to-Rail Signal Handling
- All Switches Off with Power Off
- All Switches Off when V+ is Off and V- is On
- $\pm 40 \mathrm{~V}$ Fault Protection with Power Off
- $\pm 36 \mathrm{~V}$ Fault Protection with $\pm 15 \mathrm{~V}$ Supplies
- Control Line Fault Protection from $\mathrm{V}-\mathbf{- 0 . 3 \mathrm { V }}$ to $\mathrm{V}-+40 \mathrm{~V}$
- Pin Compatible with Industry-Standard DG411/DG412/DG413
- 20ns (typ) Fault Response Time
- $35 \Omega$ (max) RoN with $\pm 15 \mathrm{~V}$ Supplies
- $\pm 4.5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ Dual Supplies
- +9 V to +36 V Single Supply
- TTL- and CMOS-Compatible Logic Inputs with $\pm 15 \mathrm{~V}$ or Single +9 V to +15 V Supplies

Ordering Information appears at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

```
Absolute Maximum Ratings
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{(Voltages Referenced to GND)} \\
\hline \multicolumn{2}{|l|}{V+................................................................-0.3V to +44V} \\
\hline V- & -44V to +0.3V \\
\hline V + to V- & -0.3V to +44V \\
\hline IN & to (V- + 40V) \\
\hline \multicolumn{2}{|l|}{NO_, NC_ to COM_ (Note1)..............................-40V to 40 V} \\
\hline \multicolumn{2}{|l|}{COM_, NO_, NC_ Voltage with} \\
\hline COM_, NO_, NC_ Voltage with Power Off (Note 1) & . 40 V to +40 V \\
\hline Continuous Current (any term & \(\pm 30 \mathrm{~m}\) \\
\hline
\end{tabular}
```



Note 1: COM_, NO_, and NC_ pins are fault protected. Signals on COM_, NO_, and NC_ exceeding -36 V to +36 V may damage the device during power-on conditions. When the power is off, the maximum range is -40 V to +40 V .

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

| PACKAGE TYPE: SOIC |  |
| :--- | :--- |
| Outline Number | $\underline{21-0041}$ |


| PACKAGE TYPE: PDIP |  |
| :--- | :--- |
| Outline Number | $\underline{21-0043}$ |
|  |  |
| PACKAGE TYPE: TSSOP | $\underline{21-0066}$ |
| Outline Number |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

## Electrical Characteristics- $\pm 15 \mathrm{~V}$ Dual Supplies

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=+2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.8 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\text {A }}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Fault-Free Analog Signal Range | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}^{-} \\ \mathrm{V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\mathrm{NC}_{-}}^{-} \end{gathered}$ |  | E | V- |  | V+ | V |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\mathrm{NC}_{-}}= \pm 10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 25 | 35 | $\Omega$ |
|  |  |  | E |  |  | 45 |  |
| On-Resistance Match BetweenChannels (Note 4) | $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}_{-},}, \mathrm{V}_{\mathrm{NC}_{-}}= \pm 10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 0.2 | 1.5 | $\Omega$ |
|  |  |  | E |  |  | 2.0 |  |
| On-Resistance Flatness | $\mathrm{R}_{\text {FLAT(ON) }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{NO}_{-},}, \mathrm{V}_{\mathrm{NC}_{-}}= \pm 5 \mathrm{~V}, 0 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 1.0 | 3 | $\Omega$ |
|  |  |  | E |  |  | 4 |  |
| NO_, NC_ Off-Leakage Current (Note 5) | ${ }^{\text {I NO_(OFF), }}$ INC_(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-},}, \mathrm{V}_{\mathrm{NC}_{-}} \Rightarrow, 10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.25 | +0.025 | +0.25 | nA |
|  |  |  | E | -30 |  | +30 |  |
| COM_ Off-Leakage Current (Note 5) | ${ }^{\text {I COM_(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\mathrm{NC}_{-}}=, 10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.25 | +0.025 | +0.25 | nA |
|  |  |  | E | -30 |  | +30 |  |
| COM_ On-Leakage Current (Note 5) | ${ }^{\text {I COM_(ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\mathrm{NC}_{-}}= \pm 10 \mathrm{~V} \text { or floating } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | +0.025 | +0.5 | nA |
|  |  |  | E | -40 |  | +40 |  |
| FAULT |  |  |  |  |  |  |  |
| Fault-Protected Analog SignalRange | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}, \\ \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}} \end{gathered}$ | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ | E | -36 |  | +36 | V |
|  |  | $\mathrm{V}+=0, \mathrm{~V}-=-15 \mathrm{~V}$ | E | -36 |  | +36 |  |
|  |  | $\mathrm{V}+=\mathrm{V}-=0$ | E | -40 |  | +40 |  |
| NO_ or NC_Off-Leakage Current | ${ }^{1} \mathrm{NO}_{-},{ }^{\text {I }}{ }^{\text {c }}$ | $\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC_ }}= \pm 36 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| COM_Off-Leakage Current | ICOM_ | $\mathrm{V}_{\text {COM }}= \pm 36 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| NO_ or NC_Leakage Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}_{-}}= \pm 40 \mathrm{~V}, \\ & \mathrm{~V}+=\mathrm{V}_{-}=0 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| COM_Leakage Current | ${ }^{\text {I COM }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 40 \mathrm{~V}, \\ & \mathrm{~V}+=\overline{\mathrm{V}}=0 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| NO_ or NC_Off-Leakage Current | ${ }^{\text {INO_, }}{ }^{\text {INC_ }}$ | $\begin{aligned} & \mathrm{V}+=0, \mathrm{~V}-=-15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}}= \pm 36 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| COM_Off-Leakage Current | ICOM_ | $\begin{aligned} & \mathrm{V}+=0, \mathrm{~V}-=-15 \mathrm{~V} \\ & \mathrm{~V}_{\text {COM }}= \pm 36 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| Fault-Trip Threshold |  |  | E | V--0.4 |  | V++0.4 | V |
| $\pm$ Fault Output Turn-Off Delay |  | $\mathrm{V}_{\text {NO }}, \mathrm{V}_{\text {NC }}= \pm 36 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | E |  | 20 |  | ns |
| $\pm$ Fault Recovery Time |  | $\mathrm{V}_{\text {NO }}, \mathrm{V}_{\text {NC }}= \pm 36 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | E |  | 1 |  | $\mu \mathrm{s}$ |
| SWITCH DYNAMICS |  |  |  |  |  |  |  |
| Turn-On Time | ${ }^{\text {toN }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \text {, Figure } 2 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 70 | 175 | ns |
|  |  |  | E |  |  | 220 |  |
| Turn-Off Time | ${ }^{\text {toFF }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}_{-}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \text { Figure } 2 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 55 | 145 | ns |
|  |  |  | E |  |  | 160 |  |

## Electrical Characteristics- $\pm 15 \mathrm{~V}$ Dual Supplies (continued)

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=+2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.8 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Break-Before-Make Time Delay (DG413F only) <br> (Note 6) | ${ }^{\text {BBBM }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}_{2}} \text { or } \mathrm{V}_{\mathrm{NC}_{-}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \text {, Figure } 3 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 2 | 15 |  | ns |
|  |  |  | E | 1 |  |  |  |
| Charge Injection | Q | $\begin{aligned} & \mathrm{V}_{\mathrm{GEN}}=0, \mathrm{R}_{\mathrm{GEN}}=0, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \text { Figure } 4 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 5 |  | pC |
| NO_ or NC_Off-Capacitance | $\mathrm{C}_{\mathrm{N} \text { _(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 15 |  | pF |
| COM_Off-Capacitance | $\mathrm{C}_{\text {COM_(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 15 |  | pF |
| COM_On-Capacitance | $\mathrm{C}_{\text {COM_(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, Figure 5 | $+25^{\circ} \mathrm{C}$ |  | 47 |  | pF |
| Off-Isolation (Note 7) | $\mathrm{V}_{\text {ISO }}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}, \text { Figure } 6 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -65 |  | dB |
| Channel-to-Channel Crosstalk (Note 8) | $V_{C T}$ | $\begin{aligned} & f=1 \mathrm{MHz}, R_{L}=50 \Omega, \\ & C_{L}=15 \mathrm{pF}, \\ & P_{\text {IN }}=0 \mathrm{dBm}, \text { Figure } 6 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -105 |  | dB |
| LOGIC INPUT |  |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | E | 2.4 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ |  | E |  |  | 0.8 | V |
| Input Leakage Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\mathbb{N}}=0$ or $\mathrm{V}+$ | E | -1 |  | +1 | $\mu \mathrm{A}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  | E | $\pm 4.5$ |  | $\pm 20$ | V |
| V+ Supply Current | + | All $\mathrm{V}_{\text {IN_ }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0$ | $+25^{\circ} \mathrm{C}$ |  | 355 | 600 | $\mu \mathrm{A}$ |
|  |  |  | E |  |  | 800 |  |
|  |  | All $\mathrm{V}_{\mathrm{IN}_{-}}=0$ or $\mathrm{V}^{+}, \mathrm{V}_{\text {COM }}=0$ | $+25^{\circ} \mathrm{C}$ |  | 155 | 300 |  |
|  |  |  | E |  |  | 400 |  |
| V- Supply Current | I- | All $\mathrm{V}_{\text {IN_ }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0$ | $+25^{\circ} \mathrm{C}$ |  | 155 | 250 | $\mu \mathrm{A}$ |
|  |  |  | E |  | 325 |  |  |
|  |  | All $\mathrm{V}_{\text {IN_ }}=0$ or $\mathrm{V}+, \mathrm{V}_{\text {COM }}=0$ | $+25^{\circ} \mathrm{C}$ |  | 155 | 250 |  |
|  |  |  | E |  | 325 |  |  |
| GND Supply Current | ${ }_{\text {IGND }}$ | All $\mathrm{V}_{\text {IN_ }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=0$ | $+25^{\circ} \mathrm{C}$ |  | 200 | 350 | $\mu \mathrm{A}$ |
|  |  |  | E |  | 475 |  |  |
|  |  | All $\mathrm{V}_{\mathrm{IN}_{-}}=0$ or $\mathrm{V}+, \mathrm{V}_{\mathrm{COM}_{-}}=0$ | $+25^{\circ} \mathrm{C}$ |  | 0.1 | 1 |  |
|  |  |  | E |  |  | 10 |  |

## Electrical Characteristics- Single +12V Supply

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~V}_{\mathrm{IH}}=+2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.8 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\text {A }}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Fault-Free Analog Signal Range | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}, \\ \mathrm{~V}_{\mathrm{NO}_{-},}, \mathrm{V}_{\mathrm{NC}_{2}} \end{gathered}$ |  | E | V- |  | V+ | V |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}_{-},}, \mathrm{V}_{\mathrm{NC}_{-}}=+10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 25 | 35 | $\Omega$ |
|  |  |  | E |  | 45 |  |  |
| On-Resistance Match BetweenChannels (Note 4) | $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\mathrm{NC}_{-}}=+10 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 0.2 | 1.5 | $\Omega$ |
|  |  |  | E |  | 2.0 |  |  |
| NO_, NC_ Off-Leakage Current (Note 5) | ${ }^{\text {I }}$ NO_(OFF), <br> INC_(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=+1 \mathrm{~V},+10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-},} \mathrm{V}_{\mathrm{NC}_{-}}=+10 \mathrm{~V},+1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.25 | +0.025 | +0.25 | nA |
|  |  |  | E | -30 |  | +30 |  |
| COM_ Off-Leakage Current (Note 5) | ${ }^{\text {I COM_(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=+1 \mathrm{~V},+10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-},} \mathrm{V}_{\mathrm{NC}}=+10 \mathrm{~V},+1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.25 | +0.025 | +0.25 | nA |
|  |  |  | E | -30 |  | +30 |  |
| COM_ On-Leakage Current (Note 5) | ${ }^{\text {I COM_(ON) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=+1 \mathrm{~V},+10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}_{-}}=+1 \mathrm{~V},+10 \mathrm{~V}, \\ & \text { or floating } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -0.5 | +0.025 | +0.5 | nA |
|  |  |  | E | -40 |  | +40 |  |
| FAULT |  |  |  |  |  |  |  |
| Fault-Protected Analog SignalRange | $\mathrm{V}_{\text {COM }}$,$\mathrm{V}_{\mathrm{NO}-}, \mathrm{V}_{\mathrm{NC}}^{-}$ | Power on | E | -36 |  | +36 | V |
|  |  | Power off | E | -40 |  | +40 |  |
| NO_ or NC_Off-Leakage Current (Note 5) |  | $\mathrm{V}_{\mathrm{NO}_{-}}, \mathrm{V}_{\text {NC_ }}= \pm 36 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| COM_Off-Leakage Current (Note 5) | ICOM | $\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC_ }}= \pm 36 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| NO_ or NC_Leakage Current (Note 5) | ${ }^{\prime} \mathrm{NO}_{-}, \mathrm{I}_{\mathrm{NC}}$ | Supplies off, $\mathrm{V}_{\mathrm{NO}}$,$\mathrm{V}_{\mathrm{NC}}= \pm 40 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| COM_Leakage Current (Note 5) | ICOM_ | Supplies off, $\mathrm{V}_{\mathrm{NO}}$,$\mathrm{V}_{\mathrm{NC}_{-}}= \pm 40 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  |  | E | -10 |  | +10 |  |
| +Fault Output Turn-Off Delay |  | $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}= \pm 36 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | E |  | 20 |  | ns |
| +Fault Recovery Time |  | $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}= \pm 36 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | E |  | 1 |  | $\mu \mathrm{s}$ |
| SWITCH DYNAMICS |  |  |  |  |  |  |  |
| Turn-On Time | ${ }^{\text {toN }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=+10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \text { Figure } 2 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 120 | 250 | ns |
|  |  |  | E |  |  | 315 |  |
| Turn-Off Time | ${ }^{\text {toFF }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}_{2}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \text { Figure } 2 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 70 | 125 | ns |
|  |  |  | E |  |  | 140 |  |
| Break-Before-Make Time Delay (DG413F only) (Note 6) | ${ }^{\text {B BBM }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{NO}_{2}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \text {, Figure } 3 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 2 | 50 |  | ns |
|  |  |  | E | 1 |  |  |  |

## Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

## Electrical Characteristics (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~V}_{\mathrm{IH}}=+2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.8 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Charge Injection | Q | $\begin{aligned} & \mathrm{V}_{\mathrm{GEN}}=0, \mathrm{R}_{\mathrm{GEN}}=0, \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \text { Figure } 4 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 5 |  | pC |
| LOGIC INPUT |  |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | E | 2.4 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ |  | E |  |  | 0.8 | V |
| Input Leakage Current (Note 5) | $\mathrm{I}_{\mathrm{N}}$ | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}+$ | E | -1 |  | +1 | $\mu \mathrm{A}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  | E | +9 |  | +36 | V |
| V+ Supply Current | + | All $\mathrm{V}_{\text {IN_ }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=+6 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ |  | 180 | 350 | $\mu \mathrm{A}$ |
|  |  |  | E |  |  | 450 |  |
|  |  | $\begin{aligned} & \text { All } \mathrm{V}_{\mathbb{I N}}=0 \text { or } \mathrm{V}+\text {, } \\ & \mathrm{V}_{\mathrm{COM}}^{-}=+6 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 85 | 150 |  |
|  |  |  | E |  |  | 250 |  |

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 3: Electrical specifications at $-40^{\circ} \mathrm{C}$ are not production tested and guaranteed by design.
Note 4: $\Delta \mathrm{R}_{\mathrm{ON}}=\Delta \mathrm{R}_{\mathrm{ON}(\mathrm{MAX})}-\Delta \mathrm{R}_{\mathrm{ON}(\mathrm{MIN})}$.
Note 5: Leakage parameters are 100\% tested at maximum rated temperature and with dual supplies and guaranteed by design at $+25^{\circ} \mathrm{C}$.
Note 6: Guaranteed by design.
Note 7: Off-Isolation $=20 \log _{10}\left[\mathrm{~V}_{\mathrm{COM}} /\left(\mathrm{V}_{\mathrm{NC}}\right.\right.$ or $\left.\left.\mathrm{V}_{\mathrm{NO}}\right)\right], \mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NC}}$ or $\mathrm{V}_{\mathrm{NO}}=$ input to off switch.
Note 8: Between any two switches.

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


TURN-ON/TURN-OFF TIMES vs. TEMPERATURE (SINGLE SUPPLY)


FAULT CURRENT vs. FAULT VOLTAGE (DUAL SUPPLIES)


## DG411F/DG412F/ <br> DG413F

 SPST Analog Switches
## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Configurations



## Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| DG411F | DG412F | DG413F |  | IN1, IN2, IN3, IN4 |
| $1,16,9,8$ | $1,16,9,8$ | $1,16,9,8$ | Logic Control Digital Inputs |  |
| $2,15,10,7$ | $2,15,10,7$ | $2,15,10,7$ | COM1, COM2, COM3, <br> COM4 | Analog Switch Common Terminals |
| $3,14,11,6$ | - | - | NC1, NC2, NC3, NC4 | Analog Switch Normally Closed Terminals |
| - | $3,14,11,6$ | - | NO1, NO2, NO3, <br> NO4 | Analog Switch Normally Open Terminals |
| - | - | 3,6 | NO1, NO4 | Analog Switch Normally Open Terminals |
| - | - | 14,11 | NC2, NC3 | Analog Switch Normally Closed Terminals |
| 4 | 4 | 4 | V- | Negative-Supply Voltage Input. Connect to GND for single- <br> supply operation. Bypass with a 0.1 $\mu \mathrm{F}$ capacitor to GND. |
| 5 | 5 | 5 | GND | Ground. Connect to digital ground. |
| 12 | 12 | 12 | N.C. | No Connection. Not internally connected. |
| 13 | 13 | 13 | V+ | Positive-Supply Voltage Input. Bypass with a 0.1 $\mu \mathrm{F}$ capacitor <br> to GND. |

## Detailed Description

The DG411F/DG412F/DG413F are fault-protected CMOS analog switches with unique operation and construction. These switches differ considerably from traditional faultprotection switches, with several advantages. First, they are constructed with two parallel FETs, allowing very low on-resistance when the switch is on. Second, they allow signals on the NO_ or NC_ pins that are within, or slightly beyond, the supply rails to be passed through the switch to the COM_terminal (or vice versa), allowing true rail-torail signal operation. Third, the DG411F/DG412F/DG413F have the same fault-protection performance on any of the NO_, NC_, or COM_ switch inputs. Operation is identical for both fault polarities. The fault protection extends to $\pm 36 \mathrm{~V}$ from GND with $\pm 15 \mathrm{~V}$ supplies.
During a fault condition, the particular overvoltage input (COM_, NO_, NC_) pin becomes high impedance regardless of the switch state or load resistance. When power is removed, the fault protection is still in effect. In this case, the COM_, NO_, or NC_ terminals are a virtual open circuit. The fault can be up to $\pm 40 \mathrm{~V}$ with power off. The switches turn off when $\mathrm{V}+$ is not powered, regardless of V -.

## Pin Compatibility

These switches have identical pinouts to common non-fault-protected CMOS switches. They allow for carefree direct replacement in existing printed circuit boards since the NO_, NC_, and COM_ pins of each switch are fault protected.

## Internal Construction

Internal construction is shown in Figure 1, with the analog signal paths shown in bold. A single NO switch is shown. The NC configuration is identical except the logiclevel translator becomes an inverter. The analog switch is formed by the parallel combination of N -channel FET ( N 1 ) and P-channel FET (P1), which are driven on and off simultaneously according to the input fault condition and the logic-level state.

## Normal Operation

Two comparators continuously compare the voltage on the COM_, NO_, and NC_ pins with $\mathrm{V}+$ and V -. When the signal on COM_, NO_, or NC_ is between $\mathrm{V}+$ and V -, the switch acts normally, with FETs N1 and P1 turning on and off in response to IN _ signals. The parallel combination of N1 and P1 forms a low-value resistor between NO_ (or NC_) and COM_ so that signals pass equally well in either direction.

## Positive Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V+ by about 50 mV , the high-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both $\mathrm{NO}_{-}$(or NC_) and COM_ are high impedance.

# Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches 

## Negative Fault Condition

When the signal on NO_ (or NC_) and COM_ exceeds V - by about 50 mV , the low-fault comparator output is high, turning off FETs N1 and P1. This makes the NO_ (or NC_) and COM_ pins high impedance regardless of the switch state. If the switch state is off, all FETs are turned off and both NO_ (or NC_) and COM_ are high impedance.

## Transient Fault Response and Recovery

When a fast rise-time and fall-time transient on NO_, NC_, or COM_ exceeds V+ or V-, the output follows the input to the supply rail with only a few nanoseconds delay. This delay is due to the switch on-resistance and circuit capacitance to ground. When the input transient returns to within the supply rails, however, there is a longer output recovery time delay. For positive faults, the recovery time is typically $1 \mu \mathrm{~s}$. For negative faults, the recovery time is typically $0.5 \mu \mathrm{~s}$. These values depend on the output resistance and capacitance, and are not production tested or guaranteed. The delays are not dependent on the fault amplitude. Higher load resistance and capacitance increase recovery times.

## Fault-Protection Voltage and Power Off

The maximum fault voltage on the NO_ (or NC_) and COM_ pins is $\pm 36 \mathrm{~V}$ with power applied and $\pm 40 \mathrm{~V}$ with power off.

## Failure Modes

Exceeding the fault-protection voltage limits on NO_, NC_, or COM_, even for very short periods, can cause the device to fail. See the Absolute Maximum Ratings. The failure modes may not be obvious, and failure in one switch may or may not affect other switches in the same package.

## Ground

There is no galvanic connection between the analog signal paths and GND. The analog signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators. However, the potential of the analog signals must be defined or at least limited with respect to GND. V+ and GND power the internal logic and logic-level translators and set the input logic thresholds. The logiclevel translators convert the logic levels to switched $V+$ and $V$ - signals to drive the gates of the analog switches. This drive signal is the only connection between the power supplies and the analog signals.

## IN_Logic-Level Thresholds

The logic-level thresholds are CMOS and TTL compatible when $\mathrm{V}+$ is +15 V . As $\mathrm{V}+$ is raised, the threshold increases slightly, and when $\mathrm{V}+$ reaches 25 V , the level threshold is about 2.3 V , above the TTL output high-level minimum of 2.4 V , but still compatible with CMOS outputs (see the Typical Operating Characteristics). V- has no effect on the logic-level thresholds.

## Bipolar Supplies

The DG411F/DG412F/DG413F operate with bipolar supplies between $\pm 4.5 \mathrm{~V}$ and $\pm 20 \mathrm{~V}$. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of 44 V .

## Single Supply

The DG411F/DG412F/DG413F operate from a single supply between +9 V and +36 V when V - is connected to GND.

## Test Circuits/Timing Diagrams



Figure 1. Functional Diagram


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

Figure 2. Switch Turn-On/Turn-Off Times

Test Circuits/Timing Diagrams (continued)


Figure 3. DG413F Break-Before-Make Interval


V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

$\Delta V_{\text {OUT }}$ IS THE MEASURED VOLTAGE DUE TO CHARGETRANSFER ERROR Q WHEN THE CHANNEL TURNS OFF $Q=\Delta V_{\text {OUT }} \times C_{L}$

Figure 4. Charge Injection

## Test Circuits/Timing Diagrams (continued)



Figure 5. COM_, NO_, NC_ Capacitance


MEASUREMENTS ARE STANDARDIZED AGAINST SHORT AND OPEN AT SOCKET TERMINALS.
OFF-ISOLATION IS MEASURED BETWEEN COM_AND "OFF" NO_ OR NC_ TERMINALS.
ON-RESPONSE IS MEASURED BETWEEN COM_AND "ON" NO_OR NC_ TERMINALS.
CROSSTALK IS MEASURED BETWEEN COM_ TERMINALS WITH ALL SWITCHES ON.
V- IS CONNECTED TO GND (OV) FOR SINGLE-SUPPLY OPERATION.

Figure 6. Frequency Response, Off-Isolation, and Crosstalk

DG411F/DG412F/
DG413F
Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :---: |
| DG411FEUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| DG411FDY | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO |
| DG411FDJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| DG412FEUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| DG412FDY | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO |
| DG412FDJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| DG413FEUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| DG413FDY | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO |
| DG413FDJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |

Chip Information
TRANSISTOR COUNT: 251
PROCESS: CMOS
SUBSTRATE CONNECTED TO: V+

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $4 / 02$ | Initial release | - |
| 1 | $3 / 21$ | Updated Electrical Characteristics tables and Package Information table | $2,4,11$ |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
$\underline{\text { DG411FEUE }+ \text { DG411FEUE }+T \text { DG411FDY }+ \text { T DG411FDY }+}$

