## 800 MHz, 2:1 Analog Multiplexers

## Data Sheet

## FEATURES

```
Excellent ac performance
    -3 dB bandwidth
        800 MHz (200 mV p-p)
        730 MHz (2 V p-p)
    Slew rate: 2800 V/\mus
Low power: }75\textrm{mW},\mp@subsup{\textrm{V}}{\textrm{s}=\pm5 \}{V
Excellent video performance
    >100 MHz, 0.1 dB gain flatness
    0.02% differential gain/0.02 }\mp@subsup{}{}{\circ}\mathrm{ differential phase error
        ( }\mp@subsup{\textrm{L}}{\textrm{L}}{=150\Omega
Gain = +1 (ADV3219) or gain = +2 (ADV3220)
Low crosstalk of -82 dB at 5 MHz and -60 dB at 100 MHz
High impedance output disable allows connection of
    multiple devices without loading the output bus
8-lead LFCSP
```


## APPLICATIONS

## Routing of high speed signals including

 Video (NTSC, PAL, S, SECAM, YUV, and RGB)Compressed video (MPEG, wavelet)
3-level digital video (HDB3)

## Data communications

## Telecommunications

## GENERAL DESCRIPTION

The ADV3219 and ADV3220 are high speed, high slew rate, buffered, 2:1 analog multiplexers. They offer a -3 dB signal bandwidth greater than 800 MHz and channel switch times of less than 20 ns with $1 \%$ settling. With -82 dB of crosstalk and -88 dB isolation (at 5 MHz ), the ADV3219 and ADV3220 are useful in many high speed applications. The differential gain of less than $0.02 \%$ and the differential phase of less than $0.02^{\circ}$, together with 0.1 dB flatness beyond 100 MHz while driving a $75 \Omega$ back terminated load, make the ADV3219 and ADV3220 ideal for all types of signal switching.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The ADV3219/ADV3220 include an output buffer that can be placed into a high impedance state to allow multiple outputs to be connected together for cascading stages without the off channels loading the output bus. The ADV3219 has a gain of +1 , and the ADV3220 has a gain of +2 ; they both operate on $\pm 5 \mathrm{~V}$ supplies while consuming less than 7.5 mA of idle current.

The ADV3219/ADV3220 are available in the 8-lead LFCSP package over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. A

## ADV3219/ADV3220

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
Power Dissipation ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
REVISION HISTORY
5/2016-Rev. 0 to Rev. A
Changes to General Description Section ..... 1
Changes to Crosstalk Parameter and Off Isolation, Input to Output Parameter, Table 1 .....  3
Updated Outline Dimensions ..... 18
Typical Performance Characteristics .....  .7
Circuit Diagrams ..... 15
Theory of Operation ..... 16
Applications Information ..... 17
Circuit Layout ..... 17
Termination. ..... 17
Capacitive Load ..... 17
Outline Dimensions ..... 18
Ordering Guide ..... 18

ADV3219/ADV3220

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}, \mathrm{ADV} 3219$ at $\mathrm{G}=+1, \mathrm{ADV} 3220$ at $\mathrm{G}=+2$, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | ADV3219 |  |  | ADV3220 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |
| -3 dB Bandwidth | 200 mV p-p |  | 840 |  |  | 800 |  | MHz |
|  | 2 V p-p |  | 600 |  |  | 730 |  | MHz |
| Gain Flatness | $0.1 \mathrm{~dB}, 200 \mathrm{mV}$ p-p |  | 100 |  |  | 100 |  | MHz |
|  | $0.1 \mathrm{~dB}, 2 \mathrm{Vp-p}$ |  | 100 |  |  | 100 |  | MHz |
| Propagation Delay | 2 V p-p |  | 700 |  |  | 650 |  | ps |
| Settling Time | 1\%, 2 V step |  | 5 |  |  |  |  |  |
| Slew Rate | 2 V step, peak |  | 2200 |  |  | 2800 |  | V/ $/ \mathrm{s}$ |
| NOISE/DISTORTION PERFORMANCE |  |  |  |  |  |  |  |  |
| Differential Gain Error | NTSC or PAL |  | 0.02 |  |  | 0.02 |  | \% |
| Differential Phase Error | NTSC or PAL |  | 0.02 |  |  | 0.02 |  | Degrees |
| Crosstalk | $\mathrm{f}=5 \mathrm{MHz}$ |  | -90 |  |  | -82 |  |  |
|  | $\mathrm{f}=100 \mathrm{MHz}$ |  | -70 |  |  | -60 |  | dB |
| Off Isolation, Input to Output | $\mathrm{f}=5 \mathrm{MHz}$, one channel |  | -92 |  |  | -88 |  | dB |
| Input Second-Order Intercept | $\mathrm{f}=70 \mathrm{MHz}$, ADV3220, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  |  |  | 47 |  | dBm |
| Input Third-Order Intercept | $\mathrm{f}=70 \mathrm{MHz}$, ADV3220, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  |  |  | 34 |  | dBm |
| Output 1 dB Compression Point | $\mathrm{f}=70 \mathrm{MHz}$, ADV3220, $\mathrm{RL}_{\mathrm{L}}=100 \Omega$ |  |  |  |  | 20 |  | dBm |
| Input Voltage Noise | 10 MHz to 100 MHz |  | 16 |  |  | 17 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE |  |  |  |  |  |  |  |  |
| Gain Error | No load |  |  | 1 |  |  | 1 | \% |
|  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.75 | 1.1 |  | 0.75 | 1.1 | \% |
| Gain Matching | Channel-to-channel, no load |  | 1 |  |  | 1 |  | \% |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Output Impedance | DC, enabled |  | 0.02 |  |  | 0.04 |  | $\Omega$ |
|  | Disabled | 1 |  |  | 1 |  |  | $\mathrm{M} \Omega$ |
| Output Disable Capacitance | Disabled |  | 1.0 |  |  | 1.2 |  | pF |
| Output Leakage Current | Disabled |  | 2 |  |  | 2 |  | $\mu \mathrm{A}$ |
| Output Voltage Range | No load | 2.9 | $\pm 3$ |  | 2.9 | $\pm 3$ |  | V |
|  | Load | 2.8 | $\pm 3$ |  | 2.75 | $\pm 3$ |  | V |
|  | Short-circuit current |  | 50 |  |  | 50 |  |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Input Offset Voltage | Worst case (all configurations) |  | $\pm 5$ | 21 |  | $\pm 5$ | 21 | mV |
| Input Offset Voltage Drift |  |  | $\pm 10$ |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | No load |  | $\pm 3$ |  |  | $\pm 1.5$ |  |  |
|  | RL $=150 \Omega$ |  | $\pm 3$ |  |  | $\pm 1.5$ |  |  |
| Input Capacitance | Any switch configuration |  | 0.6 |  |  | 0.6 |  | pF |
| Input Resistance | Output enabled | 1 | 10 |  | 1 | 10 |  | $\mathrm{M} \Omega$ |
| Input Bias Current | Output enabled |  | 5 | 12 |  | 6 | 12 | $\mu \mathrm{A}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Enable On Time |  |  | 15 |  |  | 15 |  | ns |
| Switching Time, 2 V Step | 50\% SELECT to 1\% settling |  | 20 |  |  | 20 |  |  |
| Switching Transient (Glitch) | IN0 to IN1 switching |  | 70 |  |  | 100 |  | mV p-p |


| Parameter | Test Conditions/Comments | ADV3219 |  |  | ADV3220 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| POWER SUPPLIES |  |  |  |  |  |  |  |  |
| Supply Current | $\mathrm{V}+$, output enabled, no load |  | 7 | 8 |  | 7.5 | 9 | mA |
|  | V + , output disabled (EN high ) |  | 1.6 | 2.0 |  | 1.8 | 2.2 | mA |
|  | V -, output enabled, no load |  | 7 | 8 |  | 7.5 | 9 | mA |
|  | V-, output disabled ( $\overline{\mathrm{EN}}$ high) |  | 1.6 | 2.0 |  | 1.8 | 2.2 | mA |
| Supply Voltage RangePSR |  | $\pm 4.5$ |  | $\pm 5.5$ | $\pm 4.5$ |  | $\pm 5.5$ | V |
|  | $\mathrm{f}=100 \mathrm{kHz}$ |  | -72 |  |  | -69 |  | dB |
|  | $\mathrm{f}=1 \mathrm{MHz}$ |  | -62 |  |  | -60 |  | dB |
| TEMPERATURE |  |  |  |  |  |  |  |  |
| Operating Temperature Range | Still air | -40 |  | +85 | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction-to-Ambient Thermal Impedance, $\theta_{\mathrm{JA}}$ | Still air |  | 85 |  |  | 85 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 2. Logic Levels

| $\mathbf{V}_{\mathbf{H}}$ | $\mathbf{V}_{\mathbf{I L}}$ | $\mathbf{I}_{\mathbf{H}}$ | $\mathbf{I}_{\mathbf{I L}}$ |
| :--- | :--- | :--- | :--- |
| SELECT, $\overline{\mathrm{EN}}$ | SELECT, $\overline{\mathrm{EN}}$ | SELECT, $\overline{\mathrm{EN}}$ | SELECT, $\overline{\mathrm{EN}}$ |
| +2.0 V minimum | +0.8 V maximum | $\pm 2 \mu \mathrm{~A}$ maximum | $\pm 2 \mu \mathrm{~A}$ maximum |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (V+ - V-) | 12 V |
| Analog Input Voltage | $\mathrm{V}-$ to $\mathrm{V}+$ |
| Digital Input Voltage | 0 to $\mathrm{V}+$ |
| Output Voltage (Disabled Output) | $(\mathrm{V}+-1 \mathrm{~V})$ to $(\mathrm{V}-+1 \mathrm{~V})$ |
| Output Short-Circuit |  |
| $\quad$ Duration | 50 mA |
| $\quad$ Current |  |
| Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\quad$ Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $150^{\circ} \mathrm{C}$ |
| $\quad$ Junction Temperature |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathbf{J C}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8 -Lead LFCSP | 85 | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DISSIPATION

The ADV3219/ADV3220 are operated with $\pm 5 \mathrm{~V}$ supplies and can drive loads down to $150 \Omega$, resulting in a wide range of possible power dissipations. For this reason, extra care must be taken derating the operating conditions based on ambient temperature.
Packaged in an 8-lead LFCSP, the ADV3219 and ADV3220 junction-to-ambient thermal impedance $\left(\theta_{I A}\right)$ is $85^{\circ} \mathrm{C} / \mathrm{W}$. For longterm reliability, the maximum allowed junction temperature of the die, $\mathrm{T}_{\mathrm{J}}$, must not exceed $125^{\circ} \mathrm{C}$. Temporarily exceeding this limit can cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Figure 2 shows the range of the allowed internal die power dissipations that meet these conditions over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range. When using Figure 2, do not include the external load power in the maximum power calculation, but do include the load current through the die output transistors.


Figure 2. Maximum Die Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Descriptions |
| :--- | :--- | :--- |
| 1 | IN0 | Analog Input. |
| 2 | GND | Ground. |
| 3 | IN1 | Analog Input. |
| 4 | V+ | Positive Power Supply. |
| 5 | V- | Negative Power Supply. |
| 6 | OUT | Analog Output. |
| 7 | EN | Output Enable (Low True). |
| 8 | SELECT | Logic Input for Analog Input Selection. |
| N/A ${ }^{1}$ | EP | Exposed Pad. Connect the exposed pad to ground. |

${ }^{1}$ N/A means not applicable.

Table 6. Truth Table

| SELECT | $\overline{\text { EN }}$ | OUT |
| :--- | :--- | :--- |
| 0 | 0 | INO |
| 1 | 0 | IN1 |
| 0 | 1 | High-Z |
| 1 | 1 | High-Z |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}, \mathrm{ADV} 3219$ at $\mathrm{G}=+1, \mathrm{ADV} 3220$ at $\mathrm{G}=+2$, unless otherwise noted.


Figure 4. ADV3219 Small Signal Frequency Response with Capacitive Loads, 200 mV p-p Output


Figure 5. ADV3219 Large Signal Frequency Response with
Capacitive Loads, 2 V p-p Output


Figure 6. ADV3219 Small Signal Pulse Response vs. Capacitive Load, 200 mV p-p Output


Figure 7. ADV3220 Small Signal Frequency Response with Capacitive Loads, 200 mV p-p Output


Figure 8. ADV3220 Large Signal Frequency Response with Capacitive Loads, 2 Vp-p Output


Figure 9. ADV3220 Small Signal Pulse Response vs. Capacitive Load, 200 mV p-p Output


Figure 10. ADV3219 Large Signal Pulse Response vs. Capacitive Load, 2 Vp-p Output


Figure 11. ADV3219 Large Signal Rising Slew Rate with 4 pF Load, 2 Vp-p Output


Figure 12. ADV3219 Large Signal Falling Slew Rate with 4 pF Load, 2 Vp-p Output


Figure 13. ADV3220 Large Signal Pulse Response vs. Capacitive Load, 2 Vp-p Output


Figure 14. ADV3220 Large Signal Rising Slew Rate with 4 pF Load, 2 Vp-p Output


Figure 15. ADV3220 Large Signal Falling Slew Rate with 4 pF Load, 2 Vp-p Output


Figure 16. ADV3219 Switching Time


Figure 17. ADV3219 Enable Glitch


Figure 18. ADV3219 Enable On Timing


Figure 19. ADV3220 Switching Time


Figure 20. ADV3220 Enable Glitch


Figure 21. ADV3220 Enable On Timing


Figure 22. ADV3219 Disable Timing


Figure 23. ADV3219 Switching Glitch Rising Edge


Figure 24. ADV3219 Switching Glitch Falling Edge


Figure 25. ADV3220 Disable Timing


Figure 26. ADV3220 Switching Glitch Rising Edge


Figure 27. ADV3220 Switching Glitch Falling Edge


Figure 28. ADV3219 Settling Time 2 V Output Step


Figure 29. ADV3219 PSR


Figure 30. ADV3219 Noise vs. Frequency


Figure 31. ADV3220 Settling Time 2 V Output Step


Figure 32. ADV3220 PSR


Figure 33. ADV3220 Noise vs. Frequency


Figure 34. ADV3219 Crosstalk vs. Frequency


Figure 35. ADV3219 Off Isolation vs. Frequency


Figure 36. ADV3219 Disabled Output Impedance vs. Frequency


Figure 37. ADV3220 Crosstalk vs. Frequency


Figure 38. ADV3220 Off Isolation vs. Frequency


Figure 39. ADV3219/ADV3220 Input Impedance vs. Frequency


Figure 40. ADV3219 Enabled Output Impedance vs. Frequency


Figure 41. ADV3219/ADV3220, S11 (Measured on Evaluation Board)


Figure 42. ADV3220 Disabled Output Impedance vs. Frequency


Figure 43. ADV3220 Enabled Output Impedance vs. Frequency


Figure 44. ADV3219 Overdrive Recovery


Figure 45. ADV3220 Harmonic Distortion, $R_{L}=100 \Omega, C_{L}=4 p F$


Figure 46. ADV3220 Input Third-Order Intercept, $R_{L}=100 \Omega$, $C_{L}=4 \mathrm{pF}, 0 \mathrm{dBm}$ Input


Figure 47. ADV3220 Overdrive Recovery


Figure 48. ADV3220 Input Second-Order Intercept, $R_{L}=100 \Omega$, $C_{L}=4 \mathrm{pF}, 0 \mathrm{dBm}$ Input


Figure 49. ADV3220 Output P1dB Gain Compression, $R_{L}=100 \Omega, C_{L}=4 p F$

## CIRCUIT DIAGRAMS



Figure 50. ADV3219/ADV3220 Analog Input


Figure 51. ADV3219 Enabled Analog Output


Figure 52. ADV3220 Enabled Analog Output


Figure 53. ADV3219/ADV3220 Disabled Output


Figure 54. ADV3219/ADV3220 Logic Input


Figure 55. ADV3219/ADV3220 ESD Schematic

## THEORY OF OPERATION

The ADV3219/ADV3220 are dual-supply, high performance 2:1 analog multiplexers, optimized for switching between multiple video sources. High peak slew rates enable wide bandwidth operation for large input signals. Internal compensation provides for high phase margin, allowing low overshoot and fast settling for pulsed inputs. Low enabled and disabled power consumption make the ADV3219 and ADV3220 ideal for constructing larger arrays.
The multiplexer is organized as two input transconductance stages tied in parallel with a single output transimpedance stage followed by a unity-gain buffer. Internal voltage feedback sets the gain. The ADV3219 is configured as a gain of 1 , whereas the ADV3220 uses a resistive feedback network and ground buffer to realize gain-of-2 operation (see Figure 56). The ground reference for the ADV3220 is taken from the exposed pad of the package. To minimize spurious signals on the output, tie the exposed pad to a low inductance, quiet ground plane.


Figure 56. Conceptual Diagram of ADV3220

When not in use, place the OUT pin in a low power, high impedance disabled mode via the $\overline{\mathrm{EN}}$ logic input. This mode provides a wideband high impedance on the OUT pin that is useful when paralleling multiple ADV3219/ADV3220 devices in a system to create larger switching arrays.
Switching between the inputs is controlled with the SELECT logic input, with IN0 selected when the SELECT line is a logical low and IN1 selected when the select line is a logical high. When $\overline{\mathrm{EN}}$ is a logical low, the output is enabled and connected to one of the two inputs depending on the state of the SELECT pin. When $\overline{\mathrm{EN}}$ is a logical high, the output is placed in a high impedance mode.
When not in use, the output can be placed in a low power, high impedance disabled mode via the $\overline{\mathrm{EN}}$ logic input.

## APPLICATIONS INFORMATION

The ADV3219 and ADV3220 are high speed muxes that can be used to switch video or RF signals. The low output impedance of the ADV3219/ADV3220 allows the output environment to be optimized for use in $75 \Omega$ or $50 \Omega$ systems by choosing the appropriate series termination resistor. For composite video applications, the ADV3220 (gain of +2 ) is typically used to provide compensation for the loss of the output termination.

## CIRCUIT LAYOUT

Use of proper high speed design techniques is important to ensure optimum performance. Use a low inductance ground plane for power supply bypassing and to provide high quality return paths for the input and output signals. For best performance, it is recommended that power supplies be bypassed with $0.1 \mu \mathrm{~F}$ ceramic capacitors placed as close to the body of the device as possible. To provide stored energy for lower frequency, high current output driving, place $10 \mu \mathrm{~F}$ tantalum capacitors farther from the device.

The input and output signal paths should be stripline or microstrip controlled impedance. Video systems typically use a $75 \Omega$ characteristic impedance, whereas RF systems typically use $50 \Omega$.
Various calculators are available to calculate the trace geometry that is required to produce the proper characteristic impedance.

## TERMINATION

For a controlled impedance situation, termination resistors are required at the inputs and output of the device. Ensure that the input termination is a shunt resistor to ground with a value matching the characteristic impedance of the input trace. To reduce reflections, place the input termination resistor as close to the device input pin as possible. To minimize the input-toinput crosstalk, it is important to use a low inductance shield between input traces to isolate each input. Consideration of ground current paths must be taken to minimize loop currents in the shields to prevent them from providing a coupling medium for crosstalk.

For proper matching, the output series termination resistor should be the same value as the characteristic impedance of the output trace and placed as close to the output of the device as possible. This placement reduces the high frequency effect of series parasitic inductance, which can affect gain flatness and -3 dB bandwidth.

## CAPACITIVE LOAD

A high frequency output generally has difficulty when driving a capacitive load. The usual response is some peaking in the frequency domain or some overshoot in the time domain. If these effects become too large, oscillation can result.
The response of the device under various capacitive loads is shown in Figure 4 to Figure 10 and in Figure 13. If a condition arises wherein excessive load capacitance is encountered and the overshoot is too great or the part oscillates, use a small series resistor of a few tens of ohms to improve the performance.

## OUTLINE DIMENSIONS



Figure 57. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD]
3 mm $\times 3$ mm Body, Very Very Thin, Dual Lead
(CP-8-11)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding Code |
| :--- | :--- | :--- | :--- | :--- |
| ADV3219ACPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead LFCSP_WD | $\mathrm{CP}-8-11$ | FOH |
| ADV3219ACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead LFCSP_WD, $13^{\prime \prime}$ Tape and Reel | $\mathrm{CP}-8-11$ | FOH |
| ADV3219ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead LFCSP_WD, 7 "Tape and Reel | $\mathrm{CP}-8-11$ | FOH |
| ADV3220ACPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | $\mathrm{CP}-8-11$ | FOJ |
| ADV3220ACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead LFCSP_WD, 13"Tape and Reel | $\mathrm{CP}-8-11$ | FOJ |
| ADV3220ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD, 7"Tape and Reel | $\mathrm{CP}-8-11$ | FOJ |
| ADV3219-EVALZ |  | Evaluation Board |  |  |
| ADV3220-EVALZ |  | Evaluation Board |  |  |

[^0]
[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

