

Data sheet acquired from Harris Semiconductor SCHS071B – Revised July 2003

CMOS Presettable Up/Down Counters

High-Voltage Types (20-Volt Rating) CD4510B - - - BCD Type

CD4516B --- Binary Type


■ CD4510B Presettable BCD Up/Down Counter and the CD4516 Presettable Binary Up/Down Counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET ENABLE line. The CD4510B will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.

If the CARRY-IN input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the CARRY-OUT of a less significant stage to the CARRY-IN of a more significant stage.

The CD4510B and CD4516B can be cascaded in the ripple mode by connecting the CARRY-OUT to the clock of the next stage. If the UP/DOWN input changes during a terminal count, the CARRY-OUT must be gated with the clock, and the UP/DOWN input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 15).

These devices are similar to types MC14510 and MC14516.


The CD4510B and CD4516B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4516B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).



CD4510B, CD4516B Types

Features:

- Medium-speed operation -f_{CL} = 8 MHz typ. at 10 V
- Synchronous internal carry propagation
- Reset and Preset capability
- I00% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range): 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:

- Up/Down difference counting
- Multistage synchronous counting
- Multistage ripple counting
- Synchronous frequency dividers

OPERATING CONDITIONS AT T_A = 25°C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V _{DD}	Min.	Max.	Units
Supply Voltage Range (At T _A = Full Package-Temperature Range)		3	18	v
	5	150		1
Clock Pulse Width, t _W	10	75	-	ns
	15	60	-	
	5	-	2	
Clock Input Frequency, fCL	10	-	4	MHz
		-	5.5	
Preset Enable or Reset Removal Time [®]	5	150	_	
	10	80	-	ns
		60	-	
	5 10	-	15	
Clock Rise and Fall Time, t _r CL, t _f CL [*]		-	5 5	μs
	5	130		
Carry-In Setup Time, t _S	10	60	_	ns
	15	45	_	
Up-Down Setup Time, t _S	5	360		
	10	160	_	ns
	15	110	-	
	5	220	_	
Preset Enable or Reset Pulse Width, tw	10	100	_ `	ns
	15	75	_	

•Time required after the falling edge of the reset or preset enable inputs before the rising edge of the clock will trigger the counter (similar to setup time).

*If more than one unit is cascaded in the parallel clocked application, trCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load.

CD4510B Types

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For T _A = +100 ^o C to +125 ^o C	. Derate Linearity at 12mW/ ⁰ C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Packag	je i ypesj
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Packag OPERATING-TEMPERATURE RANGE (T _A)	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Packag	








Fig.3 - Logic Diagram for CD4510B.










1



STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	Vo	VIN	V _{DD} (V)					+25			
	(V)	(V)		-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	μA
Current,	-	0,10	10	10	10	300	300	-	.0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μΑ
	-	0,20	20	-100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9,5	0,10	10	-1.6	~1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	4,2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05	_	_	0	0.05	
Low-Level, VOL Max.	-	0,10	10		0	.05		-	0	0.05	
	_	0,15	15		Ō	.05		-	0	0.05	v
Output Voltage:		0,5	5		4	.95		4.95	5	-	ľ
High-Level,	-	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15		14	.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5		-	-	1.5	
Voltage, VIL Max. Input High Voltage, VIH Min.	1, 9	-	10			3		-	-	3	
	1.5,13.5	-	15			4		-		4	v
	0.5, 4.5	-	5		3	3.5		3.5		_	v
	1, 9	-	10			7		7	-	-	
	1.5,13.5	-	15	11 11 -					-		
Input Current IIN Max.	_	0,18	18	±0.1 ±0.1 ±1 ±1				-	±10 ⁻⁵	±0.1	μА






Fig. 16 - Logic Diagram for CD4516B.







3




Fig. 11 - Quiescent-device-current test circuit.





Fig. 12 – Input-current test circuit.


92CL - 2700482

CD4510B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, C_L = 50 pF, Input t_r, t_f = 20 ns, R_L = 200 k Ω

Characteristic	Condit- ions VDD	Limits All Packages			Units	
<u> </u>	(V)	Min.	Typ. Max			
Propagation Delay Time (tpHL, tpLH):					1	
	5	. – '	200	400		
Clock-to-Q Output (See Fig. 10)	10	— . ¹	100	200	ns	
	15	—	75	150		
	5		210	420		
Preset or Reset-to-Q Output	10	-	105	210	ns	
	15	-	80	160		
	5	_	240	480		
Clock-to-Carry Out	10	-	120	240	ns	
	15	-	90	180		
	5		125	250	1	
Carry-In-to-Carry Out	10	_	60	120	ns	
• • •	15	_	50	100	1	
	5	-	320	640		
Preset or Reset-to-Carry Out	10	_	160	320	ns	
· · · · ·	15	-	125	250		
	5		100	200		
Transition Time (t _{THL} , t _{TLH}) (See Fig. 9)	10		50	100	ns	
	15	-	40	80		
	5	2	4	-		
Max. Clock Input Frequency (f _{CL})	10	4	8	- 1	MHz	
	15	5.5	11	- 1		
Input Capacitance (C _{IN})			5	7.5	pF	
Set-up Time, ts	5	25	12		Ť	
Preset Enable to Jn	10	10	6	_		
	15	10	5	-		
Hold times, tH	5	60	30		1	
Clock to Carry-In	10	30	4			
	15	30	1	_	ns	
	5	30	10	_	1	
Clock to Up/Down	10	30	4	—		
	15	30	5	-		
	5	70	35		1	
Preset Enable to J _n	10	40	20	_	Į	
	15	40	20		ł	









Fig. 14 - Power-dissipation test circuit and input waveform,

CL CI U/D

'X


1

0 1



This acquisition system can be operated in the random access mode by jamming in the channel number at the present inputs, or in the sequential mode by clocking the CD4516B.

Fig. 17 — Typical 16-channel, 10-bit data acquisition system.



3

ACTION

0 COUNT UP


X 0 0 NO COUNT

PE R

Dimensions and Pad Layout for CD4516BH.

80-88_____

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



and a second second

ŧ.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4510BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4510BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4510BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4510BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4516BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4516BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4516BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4516BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4516BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4516BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated