High Performance Current Mode Controllers

The UC3842B, UC3843B series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and DC-DC converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, programmable output deadtime, and a latch for single pulse metering.

These devices are available in an 8-pin dual-in-line and surface mount (SOIC-8) plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage.

The UCX842B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The UCX843B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- This is a Pb-Free and Halide-Free Device



Pin numbers in parenthesis are for the D suffix SOIC-14 package.

Figure 1. Simplified Block Diagram



ON Semiconductor®

http://onsemi.com



PDIP-8 N SUFFIX CASE 626



SOIC-14 D SUFFIX CASE 751A




Compensation 1

SOIC-8 D1 SUFFIX CASE 751

8 V_{ref}

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 19 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec)	V_{CC}, V_{C}	30	V
Total Power Supply and Zener Current	$(I_{CC} + I_{Z})$	30	mA
Output Current, Source or Sink	Ιο	1.0	Α
Output Energy (Capacitive Load per Cycle)	W	5.0	μЈ
Current Sense, Voltage Feedback, V _{ref} and Rt/Ct Inputs	V _{in}	– 0.3 to + 5.5	V
Compensation	V_{comp}	– 0.3 to + 7.2	V
Output	Vo	– 0.3 to V _{CC} or V _C + 0.3	V
Error Amp Output Sink Current	Ιο	10	mA
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, SOIC–14 Case 751A Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction–to–Air D1 Suffix, Plastic Package, SOIC–8 Case 751 Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction–to–Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction–to–Air	P _D R _{θJA} P _D R _{θJA} P _D R _{θJA}	862 145 702 178 1.25 100	mW °C/W mW °C/W W °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature UC3842B, UC3843B UC2842B, UC2843B UC2843D UC3842BV, UC3843BV	T _A	0 to 70 - 25 to + 85 -40 to +85 -40 to +105	°C
Storage Temperature Range	T _{stg}	– 65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B Machine Model Method 200 V per JEDEC Standard JESD22-A115-A

^{2.} This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78 $\,$

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$ [Note 3], $R_T = 10 \text{ k}$, $C_T = 3.3 \text{ nF}$. For typical values $T_A = 25^{\circ}\text{C}$, for min/max values $T_A = 25^{\circ}\text{C}$

		UC28	4XB, UC	2843D	UC			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION								
Reference Output Voltage (I _O = 1.0 mA, T _J = 25°C)	V _{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation (V _{CC} = 12 V to 25 V)	Reg _{line}	-	2.0	20	-	2.0	20	mV
Load Regulation (I _O = 1.0 mA to 20 mA)	Reg _{load}	-	3.0	25	-	3.0	25	mV
Temperature Stability	T _S	_	0.2	_	_	0.2	-	mV/°C
Total Output Variation over Line, Load, and Temperature UC284XB UC2843D	V _{ref}	4.9 4.82	- -	5.1 5.18	4.82	-	5.18	V
Output Noise Voltage (f = 10 Hz to 10 kHz, T _J = 25°C)	V _n	-	50	-	-	50	-	μV
Long Term Stability (T _A = 125°C for 1000 Hours)	S	-	5.0	-	-	5.0	-	mV
Output Short Circuit Current	I _{SC}	- 30	- 85	-180	- 30	- 85	-180	mA
OSCILLATOR SECTION	•		•	•	•	•	•	•
Frequency $T_{J} = 25^{\circ}C$ $T_{A} = T_{low} \text{ to } T_{high}$ $T_{J} = 25^{\circ}C (R_{T} = 6.2 \text{ k, } C_{T} = 1.0 \text{ nF})$	fosc	49 48 225	52 - 250	55 56 275	49 48 225	52 - 250	55 56 275	kHz
Frequency Change with Voltage (V _{CC} = 12 V to 25 V)	$\Delta f_{OSC}/\Delta V$	_	0.2	1.0	_	0.2	1.0	%
Frequency Change with Temperature, T _A = T _{low} to T _{high}	$\Delta f_{OSC}/\Delta T$	-	1.0	-	-	0.5	-	%
Oscillator Voltage Swing (Peak-to-Peak)	Vosc	-	1.6	-	-	1.6	-	V
Discharge Current (V_{OSC} = 2.0 V) T_J = 25°C, T_A = T_{low} to T_{high} UC284XB, UC384XB UC2843D, UC384XBV	I _{dischg}	7.8 7.5 –	8.3 _ _	8.8 8.8 –	7.8 7.6 7.2	8.3 _ _	8.8 8.8 8.8	mA
ERROR AMPLIFIER SECTION								
Voltage Feedback Input (V _O = 2.5 V) UC284XB UC2843D	V _{FB}	2.45 2.42	2.5 2.5	2.55 2.58	2.42	2.5	2.58	V
Input Bias Current (V _{FB} = 5.0 V)	I _{IB}	-	- 0.1	-1.0	-	- 0.1	- 2.0	μΑ
Open Loop Voltage Gain (V _O = 2.0 V to 4.0 V)	A _{VOL}	65	90	-	65	90	-	dB
Unity Gain Bandwidth (T _J = 25°C)	BW	0.7	1.0	-	0.7	1.0	-	MHz
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V)	PSRR	60	70	-	60	70	-	dB
Output Current Sink ($V_O = 1.1 \text{ V}$, $V_{FB} = 2.7 \text{ V}$) Source ($V_O = 5.0 \text{ V}$, $V_{FB} = 2.3 \text{ V}$)	I _{Sink} I _{Source}	2.0 - 0.5	12 -1.0	- -	2.0 - 0.5	12 -1.0	- -	mA
Output Voltage Swing High State (R_L = 15 k to ground, V_{FB} = 2.3 V) Low State (R_L = 15 k to V_{ref} , V_{FB} = 2.7 V) UC284XB, UC384XB	V _{OH} V _{OL}	5.0	6.2 0.8	- 1.1	5.0	6.2 0.8	- 1.1	V
UC2843D, UC384XBV		_	-	-	-	0.8	1.2	

Adjust V_{CC} above the Startup threshold before setting to 15 V.
 Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
 T_{low} = 0°C for UC3842B, UC3843B; -25°C for UC2842B, UC2843B; -40°C for UC3842BV, UC3843BV, UC2843D
 T_{high} = +70°C for UC3842B, UC3843B; +85°C for UC2842B, UC2843B, UC2843D; +105°C for UC3842BV, UC3843BV

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$ [Note 7], $R_T = 10 \text{ k}$, $C_T = 3.3 \text{ nF}$. For typical values $T_A = 25 ^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)

		UC284XB, UC2843D		2843D	UC	384XB,)	(BV	
Characteristics		Min	Тур	Max	Min	Тур	Max	Unit
CURRENT SENSE SECTION								
Current Sense Input Voltage Gain (Notes 5 and 6) UC2843D, UC284XB, UC384XB UC384XBV	A _V	2.85	3.0	3.15 -	2.85 2.85	3.0 3.0	3.15 3.25	V/V
Maximum Current Sense Input Threshold (Note 5) UC2843D, UC284XB, UC384XB UC384XBV	V _{th}	0.9	1.0	1.1	0.9 0.85	1.0 1.0	1.1 1.1	V
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V, Note 5)	PSRR	_	70	-	_	70	-	dB
Input Bias Current	I _{IB}	-	- 2.0	-10	-	- 2.0	-10	μΑ
Propagation Delay (Current Sense Input to Output)	t _{PLH(In/Out)}	-	150	300	-	150	300	ns
OUTPUT SECTION	·		ı	ı				ı
Output Voltage Low State (I _{Sink} = 20 mA) (I _{Sink} = 200 mA) UC284XB, UC384XB UC384XBV, UC2843D UC284XB, UC384XB UC384XBV, UC2843D UC284XB, UC384XB UC384XBV, UC2843D	V _{OL}	- - - 13 - 12	0.1 1.6 - 13.5 - 13.4	0.4 2.2 - - -	- - - 13 12.9	0.1 1.6 1.6 13.5 13.5	0.4 2.2 2.3 - -	V
Output Voltage with UVLO Activated (V _{CC} = 6.0 V, I _{Sink} = 1.0 mA)	V _{OL(UVLO)}	_	0.1	1.1	_	0.1	1.1	V
Output Voltage Rise Time (C _L = 1.0 nF, T _J = 25°C)	t _r	_	50	150	_	50	150	ns
Output Voltage Fall Time (C _L = 1.0 nF, T _J = 25°C)	t _f	-	50	150	-	50	150	ns
UNDERVOLTAGE LOCKOUT SECTION								
Startup Threshold (V _{CC}) UCX842B, BV UCX843B, BV, D	V _{th}	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On (V _{CC}) UCX842B, BV UCX843B, BV, D	V _{CC(min)}	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V
PWM SECTION			_	_				_
Duty Cycle Maximum UC284XB, UC384XB, UC2843D UC384XBV Minimum	DC _(max)	94 - -	96 - -	- - 0	94 93 –	96 96 -	- - 0	%
TOTAL DEVICE								I
Power Supply Current Startup (V _{CC} = 6.5 V for UCX843B, UC2843D V _{CC} 14 V for UCX842B, BV) (Note 7)	I _{CC} + I _C	-	0.3 12	0.5 17	-	0.3	0.5 17	mA
Power Supply Zener Voltage (I _{CC} = 25 mA)	V ₇	30	36	_	30	36	_	V
5. This parameter is measured at the latch trip point with \/ = 0.\	_					50		

^{5.} This parameter is measured at the latch trip point with V_{FB} = 0 V.

^{6.} Comparator gain is defined as: A_V $\frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Sense Input}}$

^{7.} Adjust V_{CC} above the Startup threshold before setting to 15 V.
8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. $T_{low} = 0^{\circ}\text{C}$ for UC3842B, UC3843B; -25°C for UC2842B, UC2843B; -40°C for UC3842BV, UC3843BV, UC2843D $T_{high} = +70^{\circ}\text{C}$ for UC3842B, UC3843B; +85°C for UC2842B, UC2843B, UC2843D; +105°C for UC3842BV, UC3843BV




Figure 2. Timing Resistor versus Oscillator Frequency




Figure 3. Output Deadtime versus Oscillator Frequency




Figure 4. Oscillator Discharge Current versus Temperature




Figure 5. Maximum Output Duty Cycle versus Timing Resistor




Figure 6. Error Amp Small Signal Transient Response




Figure 7. Error Amp Large Signal Transient Response




Figure 8. Error Amp Open Loop Gain and Phase versus Frequency




Figure 9. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 10. Reference Voltage Change versus Source Current




Figure 11. Reference Short Circuit Current versus Temperature




Figure 12. Reference Load Regulation




Figure 13. Reference Line Regulation




Figure 14. Output Saturation Voltage versus Load Current




Figure 15. Output Waveform




Figure 16. Output Cross Conduction




Figure 17. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

8-Pin	14-Pin	Function	Description
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	R _T /C _T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 500 kHz is possible.
5		GND	This pin is the combined control circuitry and power ground.
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin.
7	12	V _{CC}	This pin is the positive supply of the control IC.
8	14	V _{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	V _C	The Output high state (V _{OH}) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	GND	This pin is the control circuitry ground return and is connected back to the power source ground.
	2,4,6,1 3	NC	No connection. These pins are not internally connected.

OPERATING DESCRIPTION

The UC3842B, UC3843B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost-effective solution with minimal external components. A representative block diagram is shown in Figure 19.

Oscillator

The oscillator frequency is programmed by the values chosen for the timing components R_T and C_T. It must also be noted that the value of R_T uniquely determines the maximum duty ratio of UC384xx. The oscillator configuration depicting the connection of the timing components to the R_T/C_T pin of the controller is shown in Figure 18. Capacitor C_T gets charged from the V_{ref} source, through resistor R_T to its peak threshold V_{RT/CT(peak)}, typically 2.8 V. Upon reaching this peak threshold volage, an internal 8.3 mA current source, Idische, is enabled and the voltage across C_T begins to decrease. Once the voltage across C_T reaches its valley threshold, V_{RT/CT(valley)}, typically 1.2 V, I_{dischg} turns off. This allows capacitor C_T to charge up again from V_{ref}. This entire cycle repeats, and the resulting waveform on the R_T/C_T pin has a sawtooth shape. Typical waveforms are shown in Figure 20.

The oscillator thresholds are temperature compensated to within $\pm 6\%$ at 50 kHz. Considering the general industry trend of operating switching controllers at higher frequencies, the UC384xx is guaranteed to operate within $\pm 10\%$ at 250 kHz. These internal circuit refinements minimize variations of oscillator frequency and maximum duty ratio.

The charging and discharging times of the timing capacitor C_T are calculated using Equations 1 and 2. These equations do not take into account the propagation delays of the internal comparator. Hence, at higher frequencies, the calculated value of the oscillator frequency differs from the actual value.

$$t_{RT/CT(chg)} = R_T C_T ln \left(\frac{V_{RT/CT(valley)} - V_{ref}}{V_{RT/CT(peak)} - V_{ref}} \right)$$
 (eq. 1)

$$t_{\text{RT/CT(dischg)}} = R_{\text{T}} C_{\text{T}} \text{In} \Bigg(\frac{R_{\text{T}} I_{\text{dischg}} + V_{\text{RT/CT(peak)}} - V_{\text{ref}}}{R_{\text{T}} I_{\text{dischg}} + V_{\text{RT/CT(valley)}} - V_{\text{ref}}} \Bigg) \tag{eq. 2}$$

The maximum duty ratio, D_{max} is given by Equation 3.

$$D_{\text{max}} = \frac{t_{\text{RT/CT(chg)}}}{t_{\text{RT/CT(chg)}} + t_{\text{RT/CT(dischg)}}} \tag{eq. 3}$$

Substituting Equations 1 and 2 into Equation 3, and after algebraic simplification, we obtain

$$D_{max} = \frac{In \left(\frac{V_{RT/CT(valley)} - V_{ref}}{V_{RT/CT(peak)} - V_{ref}} \right)}{In \left(\frac{V_{RT/CT(valley)} - V_{ref}}{V_{RT/CT(peak)} - V_{ref}} \cdot \frac{R_T^I_{dischg} + V_{RT/CT(peak)} - V_{ref}}{R_T^I_{dischg} + V_{RT/CT(valley)} - V_{ref}} \right)}{(eq. 4)}$$

Clearly, the maximum duty ratio is determined by the timing resistor R_T . Therefore, R_T is chosen such as to achieve a desired maximum duty ratio. Once R_T has been selected, C_T can now be chosen to obtain the desired switching frequency as per Equation 5.

$$f = \frac{1}{R_T C_T \ln \left(\frac{V_{RT/CT(valley)} - V_{ref}}{V_{RT/CT(peak)} - V_{ref}} \cdot \frac{R_T^I d_{ischg} + V_{RT/CT(peak)} - V_{ref}}{R_T^I d_{ischg} + V_{RT/CT(valley)} - V_{ref}} \right)}$$
(eq. 5)

Figure 2 shows the frequency and maximum duty ratio variation versus R_T for given values of C_T . Care should be taken to ensure that the absolute minimum value of R_T should not be less than 542 Ω . However, considering a 10% tolerance for the timing resistor, the nearest available standard resistor of 680 Ω is the absolute minimum that can be used to guarantee normal oscillator operation. If a timing resistor smaller than this value is used, then the charging current through the R_T , C_T path will exceed the pulldown (discharge) current and the oscillator will get permanently locked/latched to an undefined state.

In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 22. For reliable synchronization, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure 23. By tailoring the clock waveform, accurate Output duty ratio clamping can be achieved.




Figure 18. Oscillator Configuration

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 8). The non–inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0~\mu\text{A}$ which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 33). The output voltage is offset by two diode drops (\approx 1.4 V) and divided by three before it connects to the non–inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when pin 1 is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft–start interval (Figures 25, 26). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(min)} \approx \frac{3.0 (1.0 V) + 1.4 V}{0.5 mA} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The UC3842B, UC3843B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse

appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground–referenced sense resistor $R_{\rm S}$ in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V_{(Pin 1)} - 1.4 V}{3 R_{S}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.0 \text{ V}}{R_S}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 24. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 28).




Figure 19. Representative Block Diagram




Figure 20. Timing Diagram

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX842B, and 8.4 V/7.6 V for the UCX843B. The V_{ref} comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX842B makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 35). The UCX843B is intended for lower voltage DC-to-DC converter applications. A 36 V Zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage (V_{CC}) for the UCX842B is 11 V and 8.2 V for the UCX843B.

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull-down resistor.

The SOIC–14 surface mount package provides separate pins for $V_{\rm C}$ (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{\rm pk(max)}$ clamp level. The separate $V_{\rm C}$ supply input allows the designer added flexibility in tailoring the drive voltage independent of $V_{\rm CC}$. A Zener clamp is typically connected to this input when driving power MOSFETs in systems where $V_{\rm CC}$ is greater than 20 V. Figure 27 shows proper power and control ground connections in a current–sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at $T_J = 25$ °C on the UC284XB, and $\pm 2.0\%$ on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short-circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μF) connected directly to V_{CC}, V_C, and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulator's closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 21A shows the phenomenon graphically. At to, switch conduction begins, causing the inductor current to rise at a slope of m₁. This slope is a function of the input voltage divided by the inductance. At t1, the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m₂, until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small ΔI (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn-on (t₂) is increased by $\Delta I + \Delta I \text{ m}_2/\text{m}_1$. The minimum current at the next cycle (t₃) decreases to $(\Delta I + \Delta I m_2/m_1) (m_2/m_1)$. This perturbation is multiplied by m_2/m_1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn-on. Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m₂/m₁ is greater than 1, the converter will be unstable. Figure 21B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage, the ΔI perturbation will decrease to zero on succeeding cycles. This compensating ramp (m₃) must have a slope equal to or slightly greater than m₂/2 for stability. With $m_2/2$ slope compensation, the average inductor current follows the control voltage, yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure 34).





Figure 21. Continuous Current Waveforms



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of C_T to go more than 300 mV below ground.

Figure 22. External Clock Synchronization




Figure 23. External Duty Cycle Clamp and Multi-Unit Synchronization

Figure 24. Adjustable Reduction of Clamp Level






Figure 25. Soft-Start Circuit

Figure 26. Adjustable Buffered Reduction of Clamp Level with Soft-Start




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over-current conditions, a reduction of the $l_{pk(max)}$ clamp level must be implemented. Refer to Figures 24 and 26.

Figure 27. Current Sensing Power MOSFET




The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform.

Figure 28. Current Waveform Spike Suppression



Series gate resistor $\rm R_{\rm g}$ will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate–source circuit.

Figure 29. MOSFET Parasitic Oscillations



The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C_1 .

Figure 30. Bipolar Transistor Drive






Figure 31. Isolated MOSFET Drive




The MCR101 SCR must be selected for a holding of < 0.5 mA @ $T_{A(min)}$. The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 32. Latched Shutdown




Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.




Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

Figure 33. Error Amplifier Compensation



The buffered oscillator ramp can be resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.

Figure 34. Slope Compensation



of 1.0 mH

Test	Conditions	Results
Line Regulation: 5.0 V ±12 V	V _{in} = 95 to 130 Vac	Δ = 50 mV or \pm 0.5% Δ = 24 mV or \pm 0.1%
Load Regulation: 5.0 V ±12V	$\begin{split} &V_{in} = 115 \; Vac, \\ &I_{out} = 1.0 \; A \; to \; 4.0 \; A \\ &V_{in} = 115 \; Vac, \\ &I_{out} = 100 \; mA \; to \; 300 \; mA \end{split}$	Δ = 300 mV or \pm 3.0% Δ = 60 mV or \pm 0.25%
Output Ripple: 5.0 V ±12V	V _{in} = 115 Vac	40 mV _{pp} 80 mV _{pp}
Efficiency	V _{in} = 115 Vac	70%

All outputs are at nominal load currents, unless otherwise noted

ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping [†]
UC2842BDG		SOIC-14 (Pb-Free)	55 Units/Rail
UC2842BD1G	T	SOIC-8 (Pb-Free)	98 Units/Rail
JC2842BD1R2G	$T_A = -25^{\circ} \text{ to } +85^{\circ}\text{C}$	SOIC-8 (Pb-Free)	2500 Tape & Reel
JC2842BNG		PDIP-8 (Pb-Free)	1000 Units/Rail
JC3842BNG		PDIP-8 (Pb-Free)	1000 Units/Rail
JC3842BDG		SOIC-14 (Pb-Free)	55 Units/Rail
JC3842BDR2G	T _A = 0° to +70°C	SOIC-14 (Pb-Free)	2500 Tape & Reel
JC3842BD1G		SOIC-8 (Pb-Free)	98 Units/Rail
JC3842BD1R2G	1 [SOIC-8 (Pb-Free)	2500 Tape & Reel
JC3842BVDR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
JC3842BVD1G	T _A = -40° to +105°C	SOIC-8 (Pb-Free)	98 Units/Rail
JC3842BVD1R2G		SOIC-8 (Pb-Free)	2500 Tape & Reel
JC2843BDG		SOIC-14 (Pb-Free)	55 Units/Rail
JC2843BDR2G	T _A = -25° to +85°C	SOIC-14 (Pb-Free)	2500 Tape & Reel
JC2843BD1G		SOIC-8 (Pb-Free)	98 Units/Rail
JC2843BD1R2G	T 0-01	SOIC-8 (Pb-Free)	2500 Tape & Reel
JC2843BNG	$T_A = -25^{\circ} \text{ to } +85^{\circ}\text{C}$	PDIP-8 (Pb-Free)	1000 Units/Rail
JC2843DD1R2G		SOIC-8 (Pb-Free)	2500 Tape & Reel
JC2843DDR2G	$T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	SOIC-8 (Pb-Free)	2500 Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION


Device	Operating Temperature Range	Package	Shipping [†]
UC3843BDG		SOIC-14 (Pb-Free)	55 Units/Rail
UC3843BDR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC3843BD1G	T 001 T000	SOIC-8 (Pb-Free)	98 Units/Rail
UC3843BD1R2G	$T_A = 0^\circ \text{ to } +70^\circ \text{C}$	SOIC-8 (Pb-Free)	2500 Tape & Reel
UC3843BDR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC3843BNG		PDIP-8 (Pb-Free)	1000 Units/Rail
UC3843BVDG		SOIC-14 (Pb-Free)	55 Units/Rail
UC3843BVDR2G		SOIC-14 (Pb-Free)	2500 Tape & Reel
UC3843BVD1G	$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$	SOIC-8 (Pb-Free)	98 Units/Rail
UC3843BVD1R2G		SOIC-8 (Pb-Free)	2500 Tape & Reel
UC3843BVNG		PDIP-8 (Pb-Free)	1000 Units/Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A








x = 2 or 3
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

PACKAGE DIMENSIONS

PDIP-8 **N SUFFIX** CASE 626-05 **ISSUE N**

eВ **END VIEW**

NOTE 6



C

 $| \oplus |$ 0.010 $| \bigcirc |$ C A $| \bigcirc |$ B $| \bigcirc |$

е

SIDE VIEW


NOTES:

- ITES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
 DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATIM C.
- PLANE H WITH THE LEADS CONSTRUMED FERRILL ELECTRIC TO DATUM C.
 DIMENSION ES IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
 DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE
- LEADS, WHERE THE LEADS EXIT THE BODY. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α		0.210		5.33	
A1	0.015		0.38		
A2	0.115	0.195	2.92	4.95	
b	0.014	0.022	0.35	0.56	
b2	0.060	TYP	1.52 TYP		
С	0.008	0.014	0.20	0.36	
D	0.355	0.400	9.02	10.16	
D1	0.005		0.13		
E	0.300	0.325	7.62	8.26	
E1	0.240	0.280	6.10	7.11	
е	0.100	BSC	2.54 BSC		
eB		0.430		10.92	
L	0.115	0.150	2.92	3.81	
M		10°		10°	

PACKAGE DIMENSIONS

SOIC-8 **D1 SUFFIX** CASE 751-07 **ISSUE AK**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR
- PROTRUSION ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	


SOLDERING FOOTPRINT*



SCALE 6:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS




NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7 °	0 °	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

UC3842B/D