

# ANALOG Single-/Dual-Supply, High Voltage Isolated DEVICES **IGBT Gate Driver**

**ADuM4136 Data Sheet** 

#### **FEATURES**

4 A peak drive output capability Output power device resistance:  $<1 \Omega$ **Desaturation protection Isolated fault output** Soft shutdown on fault Isolated fault and ready functions Low propagation delay: 55 ns typical Minimum pulse width: 50 ns

Operating temperature range: -40°C to +125°C

Output voltage range to 35 V

Input voltage range from 2.5 V to 6 V

Output and input undervoltage lockout (UVLO)

Creepage distance: 7.8 mm minimum

100 kV/µs minimum common-mode transient immunity (CMTI) 20-year lifetime for 600 V rms or 1092 V dc working voltage

Safety and regulatory approvals (pending)

5 kV ac for 1 minute per UL 1577 **CSA Component Acceptance Notice 5A** DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 V<sub>IORM</sub> = 849 V peak (basic)

#### **APPLICATIONS**

**MOSFET/IGBT** gate drivers Photovoltaic (PV) inverters **Motor drives** Power supplies

#### **GENERAL DESCRIPTION**

The ADuM4136 is a single-channel gate driver specifically optimized for driving insulated gate bipolar transistors (IGBTs). Analog Devices, Inc., iCoupler $^{\circ}$  technology provides isolation between the input signal and the output gate drive.

Operation with unipolar or bipolar secondary supplies is possible, allowing negative gate drive if needed.

The Analog Devices chip scale transformers also provide isolated communication of control information between the high voltage and low voltage domains of the chip. Information on the status of the chip can be read back from dedicated outputs. Control of resetting the device after a fault on the secondary side is performed on the primary side of the device.

Integrated onto the ADuM4136 is a desaturation detection circuit that provides protection against high voltage shortcircuit IGBT operation. The desaturation protection contains noise reducing features such as a 312 ns (typical) masking time after a switching event to mask voltage spikes due to initial turn-on. An internal 537 µA (typical) current source allows low device count, and the internal blanking switch allows the addition of an external current source if more noise immunity is needed.

The secondary UVLO is set to 12 V with common IGBT threshold levels taken into consideration.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

## **TABLE OF CONTENTS**

reatures	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics	3
Package Characteristics	4
Regulatory Information	4
Insulation and Safety Related Specifications	4
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation	
Characteristics	5
Recommended Operating Conditions	5
Absolute Maximum Ratings	6

ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performanace Characteristics	8
Applications Information	11
PCB Layout	11
Propagation Delay Related Parameters	11
Protection Features	11
Power Dissipation	13
DC Correctness and Magnetic Field Immunity	13
Insulation Lifetime	13
Typical Application	15
Outline Dimensions	16
Ordaring Cuida	1.6

#### **REVISION HISTORY**

7/2016—Revision 0: Initial Version

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

Low-side voltages are referenced to  $V_{SS1}$ . High-side voltages are referenced to  $GND_2$ ;  $2.5~V \le V_{DD1} \le 6~V$ ,  $12~V \le V_{DD2} \le 35~V$ , and  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_J = 25^{\circ}C$ ,  $V_{DD1} = 5.0~V$ ,  $V_{SS2} = 0~V$ , and  $V_{DD2} = 15~V$ .

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
High-Side Power Supply						
Input Voltage						
$V_{DD2}$	$V_{DD2}$	12		35	V	$V_{DD2} - V_{SS2} \le 35 \text{ V}$
$V_{SS2}$	$V_{SS2}$	-15		0	V	
Input Current, Quiescent						Ready high
$V_{DD2}$	I <sub>DD2 (Q)</sub>		3.62	4.49	mA	
$V_{SS2}$	I <sub>SS2 (Q)</sub>		4.82	6.21	mA	
Logic Supply						
V <sub>DD1</sub> Input Voltage	$V_{DD1}$	2.5		6	V	
Input Current	$I_{DD1}$					
Output Low			1.78	2.17	mA	Output signal low
Output High			4.78	5.89	mA	Output signal high
Logic Inputs (V <sub>I</sub> +, V <sub>I</sub> -, RESET)						
Input Current (V <sub>I</sub> +, V <sub>I</sub> – Only)	l <sub>i</sub>	-1	+0.01	+1	μΑ	
Input Voltage						
Logic High	VIH	$0.7 \times V_{DD1}$			V	$2.5 \text{ V} \leq \text{V}_{\text{DD1}} - \text{V}_{\text{SS1}} \leq 5 \text{ V}$
gg		3.5			V	$V_{DD1} - V_{SS1} > 5 \text{ V}$
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DD1}$	V	$2.5 \text{ V} \leq \text{V}_{\text{DD1}} - \text{V}_{\text{SS1}} \leq 5 \text{ V}$
209.0 2011	- 12			1.5	V	$V_{DD1} - V_{SS1} > 5 V$
RESET Internal Pull-Down	RRESET PD		300	1.5	kΩ	V 001 V 331 × 3 V
Undervoltage Lockout (UVLO)	TINESET_PD		300		1022	
V <sub>DD1</sub>						
Positive Going Threshold	$V_{VDD1UV+}$		2.43	2.49	٧	
Negative Going Threshold	V <sub>VDD1UV+</sub>	2.29	2.34	2.47	V	
Hysteresis	V <sub>VDD1UVH</sub>	2.27	0.09		v	
V <sub>DD2</sub>	VVDDTUVH		0.09		V	
Positive Going Threshold	$V_{VDD2UV+}$		11.6	12.0	٧	
Negative Going Threshold	V <sub>VDD2UV</sub> -	10.4	11.2	12.0	V	
Hysteresis	V <sub>VDD2UVH</sub>	10.4	0.4		V	
FAULT Pull-Down FET Resistance			11	50	Ω	Tested at 5 mA
	RFAULT_PD_FET					
READY Pull-Down FET Resistance	R <sub>RDY_PD_FET</sub>		11	50	Ω	Tested at 5 mA
Desaturation (DESAT)		0.66	0.2	0.57	.,	
Desaturation Detect Comparator Voltage Internal Current Source	V <sub>DESAT</sub> , TH	8.66	9.2	9.57	٧	
	I <sub>DESAT_SRC</sub>	466	537	592	μΑ	
Thermal Shutdown (TSD)	_		155		0.0	
TSD Positive Edge	T <sub>TSD_POS</sub>		155		°C	
TSD Hysteresis	T <sub>TSD_HYST</sub>		20	<b></b>	°C	T
Internal NMOS Gate On Resistance	$R_{DSON_N}$		322	625	mΩ	Tested at 250 mA
1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1			325	625	mΩ	Tested at 1 A
Internal PMOS Gate On Resistance	$R_{DSON\_P}$		475	975	mΩ	Tested at 250 mA
6.66			480	975	mΩ	Tested at 1 A
Soft Shutdown NMOS On Resistance	R <sub>DSON_FAULT</sub>		10.4	22	Ω	Tested at 250 mA
Peak Current			4.61		Α	$V_{DD2} = 12 \text{ V}, 2 \Omega \text{ gate resistance}$
SWITCHING SPECIFICATIONS						
Pulse Width <sup>1</sup>	PW	50			ns	$C_L = 2 \text{ nF}, V_{DD2} = 15 \text{ V}, R_{GON}^2 = R_{GOFF}^2 = 3.9$
RESET Debounce	t <sub>DEB_RESET</sub>	500	615	700	ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Propagation Delay <sup>3</sup>	t <sub>DHL</sub> , t <sub>DLH</sub>	40	55	68	ns	$C_L = 2 \text{ nF}, V_{DD2} = 15 \text{ V}, R_{GON}^2 = R_{GOFF}^2 = 3.9 \Omega$
Propagation Delay Skew⁴	t <sub>PSK</sub>			15	ns	$C_L = 2 \text{ nF, } R_{GON}^2 = R_{GOFF}^2 = 3.9 \Omega$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	11	16	22.9	ns	$C_L = 2 \text{ nF}, V_{DD2} = 15 \text{ V}, R_{GON}^2 = R_{GOFF}^2 = 3.9 \Omega$
Blanking Capacitor Discharge Switch Masking	t <sub>DESAT_DELAY</sub>	213	312	615	ns	
Time to Report Desaturation Fault to FAULT Pin	treport		1.3	2	μs	
Common-Mode Transient Immunity (CMTI)	CM					
Static CMTI <sup>5</sup>		100			kV/μs	$V_{CM} = 1500 \text{ V}$
Dynamic CMTI <sup>6</sup>		100			kV/μs	V <sub>CM</sub> = 1500 V

<sup>&</sup>lt;sup>1</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

#### **PACKAGE CHARACTERISTICS**

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input Side to High-Side Output) <sup>1</sup>	R <sub>I-O</sub>		1012		Ω	
Capacitance (Input Side to High-Side Output) <sup>1</sup>	C <sub>I-O</sub>		2.0		pF	
Input Capacitance	Cı		4.0		рF	
Junction to Ambient Thermal Resistance	$\theta_{JA}$		75.4		°C/W	4-layer printed circuit board (PCB)
Junction to Case Thermal Resistance	$\theta_{JC}$		35.4		°C/W	4-layer PCB

<sup>&</sup>lt;sup>1</sup> The device is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

#### **REGULATORY INFORMATION**

The ADuM4136 is pending approval by the organizations listed in Table 3.

Table 3.

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to VDE0884-10 <sup>2</sup>
Single Protection, 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2 <sup>nd</sup> Ed.+A1+A2, 780 V rms (1103 V peak) maximum working voltage	Basic insulation, 849 V peak
	CSA 60950-1-07+A1+A2 and IEC 60950-1 Second Ed.+A1+A2, 390 V rms (551 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM4136 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 µA).

#### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.026 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

<sup>&</sup>lt;sup>2</sup> See the Power Dissipation section.

<sup>3</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>H</sub>, to the output rising 10% threshold of the V<sub>OUT</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>L</sub>, to the output falling 90% threshold of the V<sub>OUT</sub> signal. See Figure 22 for waveforms of propagation delay parameters.

<sup>4</sup> tpsk is the magnitude of the worst case difference in tolk and/or tolk that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 22 for waveforms of propagation delay parameters.

<sup>&</sup>lt;sup>5</sup> Static common-mode transient immunity is defined as the largest dv/dt between  $V_{551}$  and  $V_{552}$  with inputs held either high or low such that the output voltage remains either above  $0.8 \times V_{DD2}$  for output high, or 0.8 V for output low. Operation with transients above the recommended levels can cause momentary data upsets.

<sup>&</sup>lt;sup>6</sup> Dynamic common-mode transient immunity is defined as the largest dv/dt between V<sub>SS1</sub> and V<sub>SS2</sub> with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels can cause momentary data upsets.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM4136 is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

#### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

**Table 5. VDE Characteristics** 

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	849	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd (m)}$	1592	V peak
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{\text{IORM}} \times 1.5 = V_{\text{pd (m)}}$ , $t_{\text{ini}} = 60$ sec, $t_{\text{m}} = 10$ sec, partial discharge $< 5$ pC	$V_{pd (m)}$	1274	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{\text{IORM}} \times 1.2 = V_{\text{pd (m)}}$ , $t_{\text{ini}} = 60$ sec, $t_{\text{m}} = 10$ sec, partial discharge $< 5$ pC	V <sub>pd (m)</sub>	1019	V peak
Highest Allowable Overvoltage		$V_{IOTM}$	8000	V peak
Surge Isolation Voltage	$V_{PEAK} = 12.8$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	$V_{IOSM}$	8000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Maximum Junction Temperature		Ts	150	°C
Safety Total Dissipated Power		Ps	2.77	W
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

#### RECOMMENDED OPERATING CONDITIONS

Table 6.

Table 0.	
Parameter	Value
Operating Temperature Range (T <sub>A</sub> )	-40°C to +125°C
Supply Voltages	
$V_{DD1}^{1}$	2.5 V to 6 V
$V_{DD2}^2$	12 V to 35 V
$V_{DD2} - V_{SS2}^2$	12 V to 35 V
$V_{5S2}^2$	–15 V to 0 V
Input Signal Rise/Fall Time	1 ms
Static Common Mode Transient Immunity <sup>3</sup>	−100 kV/µs to
	+100 kV/μs
Dynamic Common Mode Transient Immunity <sup>4</sup>	−100 kV/µs to
	+100 kV/μs

<sup>&</sup>lt;sup>1</sup> Referenced to V<sub>SS1</sub>.

<sup>&</sup>lt;sup>2</sup> Referenced to GND<sub>2</sub>.

 $<sup>^3</sup>$  Static common-mode transient immunity is defined as the largest dv/dt between  $V_{SS1}$  and  $V_{SS2}$  with inputs held either high or low such that the output voltage remains either above  $0.8\times V_{DD2}$  for output high, or  $0.8\ V$  for output low. Operation with transients above recommended levels can cause momentary data upsets.

 $<sup>^4</sup>$  Dynamic common-mode transient immunity is defined as the largest dv/dt between  $V_{\rm SS1}$  and  $V_{\rm SS2}$  with the switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

### **ABSOLUTE MAXIMUM RATINGS**

Table 7.

Parameter	Rating
Storage Temperature Range (T <sub>ST</sub> )	−55°C to +150°C
Junction Operating Temperature Range (T <sub>J</sub> )	-40°C to +125°C
Supply Voltage	
$V_{DD1}$ to $V_{SS1}$	−0.3 V to +6.5 V
$V_{DD2}$ to $GND_2$	−0.3 V to +40 V
$V_{SS2}$ to $GND_2$	-20 V to +0.3 V
$V_{DD2} - V_{SS2}$	40 V
Input Voltage	
$V_{DESAT^1}$	$-0.3 \text{ V to V}_{DD2} + 0.3 \text{ V}$
$V_1+$ , $^2V_1-$ , $^2\overline{RESET}^2$	-0.3 V to +6.5 V
Output Voltage	
$V_{OUT}^3$	$-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DD2}} + 0.3 \mathrm{V}$
Common-Mode Transients ( CM )	−150 kV/µs to
	+150 kV/μs

<sup>&</sup>lt;sup>1</sup> Referenced to GND<sub>2</sub>.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 8. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Value	Constraint
60 Hz AC Voltage	600 V rms	20-year lifetime at 0.1% failure rate, zero average voltage
DC Voltage	1092 V peak	Limited by the creepage of the package, Pollution Degree 2, Material Group II <sup>2, 3</sup>

<sup>&</sup>lt;sup>1</sup> See the Insulation Lifetime section for details.

#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 9. Truth Table (Positive Logic)1

V <sub>i</sub> + Input	V <sub>I</sub> - Input	RESET Pin	READY Pin	FAULT Pin	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>GATE</sub> <sup>2</sup>
L	L	Н	Н	Н	Powered	Powered	L
L	Н	Н	Н	Н	Powered	Powered	L
Н	L	Н	Н	Н	Powered	Powered	Н
Н	Н	Н	Н	Н	Powered	Powered	L
Χ	X	Н	L	Unknown	Powered	Powered	L
Χ	X	Н	Unknown	L	Powered	Powered	L
L	L	Н	L	Unknown	Unpowered	Powered	L
Χ	X	L <sup>3</sup>	Unknown	H <sup>3</sup>	Powered	Powered	L
Χ	X	X	L	Unknown	Powered	Unpowered	Unknown

<sup>&</sup>lt;sup>1</sup> L is low, H is high, and X is don't care.

 $<sup>^{2}</sup>$  Referenced to  $V_{SS1}$ .

<sup>&</sup>lt;sup>3</sup>Referenced to V<sub>SS2</sub>.

 $<sup>^{\</sup>rm 2}$  Other pollution degree and material group requirements yield a different limit.

<sup>&</sup>lt;sup>3</sup> Some system level standards allow components to use the printed wiring board (PWB) creepage values. The supported dc voltage may be higher for those standards.

<sup>&</sup>lt;sup>2</sup> V<sub>GATE</sub> is the voltage of the gate being driven.

<sup>&</sup>lt;sup>3</sup> Time dependent value. See Figure 22 for details on timing.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

#### **Table 10. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	V <sub>I</sub> +	Positive Logic CMOS Input Drive Signal.
2	V <sub>I</sub> —	Negative Logic CMOS Input Drive Signal.
3	$V_{DD1}$	Input Supply Voltage on Primary Side, 2.5 V to 6 V. The supply that is connected to this pin must be referenced to $V_{SS1}$ .
4	V <sub>SS1</sub>	Ground Reference for Primary Side.
5	RESET	CMOS Input. When a fault exists, bring this pin low to clear the fault. $\overline{\text{RESET}}$ has an internal 300 k $\Omega$ pull-down resistor.
6	FAULT	Open-Drain Logic Output. Connect this pin to a pull-up resistor to read the signal. A low state on this pin indicates when a desaturation fault has occurred. The presence of a fault condition precludes the gate drive output from going high.
7	READY	Open-Drain Logic Output. Connect this pin to a pull-up resistor to read the signal. A high state on this pin indicates that the device is functional and ready to operate as a gate driver. If READY is low, the gate drive output is precluded from going high.
8	$V_{SS1}$	Ground Reference for Primary Side.
9	$V_{SS2}$	Negative Supply for Secondary Side, $-15\mathrm{V}$ to $0\mathrm{V}$ . The supply that is connected to this pin must be referenced to GND <sub>2</sub> .
10	$V_{SS2}$	Negative Supply for Secondary Side, $-15\mathrm{V}$ to $0\mathrm{V}$ . The supply that is connected to this pin must be referenced to GND <sub>2</sub> .
11	Vout	Gate Drive Output Current Path for the Device.
12	$V_{\text{DD2}}$	Secondary Side Input Supply Voltage, 12 V to 35 V. The supply that is connected to this pin must be referenced to GND <sub>2</sub> .
13	$V_{\text{DD2}}$	Secondary Side Input Supply Voltage, 12 V to 35 V. The supply that is connected to this pin must be referenced to GND <sub>2</sub> .
14	DESAT	Detection of Desaturation Condition. Connect this pin to an external current source or a pull-up resistor. A fault on this pin asserts a fault on the FAULT pin on the primary side. Until the fault is cleared on the primary side, the gate
1.5	.,	drive is suspended. During a fault condition, a smaller turn-off FET slowly brings the gate voltage down.
15	V <sub>SS2</sub>	Negative Supply for Secondary Side, $-15$ V to 0 V. The supply that is connected to this pin must be referenced to GND <sub>2</sub> .
16	GND <sub>2</sub>	Ground Reference for Secondary Side. Connect this pin to the emitter of the IGBT or the source of the MOSFET being driven.

### TYPICAL PERFORMANACE CHARACTERISTICS




Figure 4. Input to Output Waveform, 2 nF Load, 5.1  $\Omega$  Series Gate Resistor,  $V_{DD1} = +5 V$ ,  $V_{DD2} = +15 V$ ,  $V_{SS2} = -5 V$ 




Figure 5. Input to Output Waveform, 2 nF Load, 5.1  $\Omega$  Series Gate Resistor,  $V_{DD1} = 5$  V,  $V_{DD2} = 15$  V,  $V_{SS2} = 0$  V




Figure 6. Input to Output Waveform, 2 nF Load, 4.0  $\Omega$  Series Gate Resistor,  $V_{DD1}=+5$  V,  $V_{DD2}=+15$  V,  $V_{SS2}=-5$  V




Figure 7. Input to Output Waveform, 2 nF Load, 4.0  $\Omega$  Series Gate Resistor,  $V_{DD1} = 5 \text{ V}$ ,  $V_{DD2} = 15 \text{ V}$ ,  $V_{SS2} = 0 \text{ V}$ 




Figure 8. Input to Output Waveform, 2 nF Load, 2.0  $\Omega$  Series Gate Resistor,  $V_{DD1} = +5 \text{ V}$ ,  $V_{DD2} = +15 \text{ V}$ ,  $V_{S52} = -5 \text{ V}$ 




Figure 9. Input to Output Waveform, 2 nF Load, 2.0  $\Omega$  Series Gate Resistor,  $V_{DD1} = 5 V$ ,  $V_{DD2} = 15 V$ ,  $V_{SS2} = 0 V$ 




Figure 10.  $I_{DD1}$  Current vs. Frequency, Duty = 50%,  $V_1$ + =  $V_{DD1}$ 




Figure 11.  $I_{DD2}$  Current vs. Frequency, Duty = 50%, 2 nF Load,  $V_{SS2}$  = 0 V




Figure 12. Typical  $V_{DD2}$  Startup to Output Valid




Figure 13. Propagation Delay vs. Output Supply Voltage ( $V_{DD2}$ ),  $V_{DD1} = 5 \text{ V}$ 




Figure 14. Rise/Fall Time vs.  $V_{DD2}$ ,  $V_{DD2} - V_{SS2} = 12$  V,  $V_{DD1} = 5$  V, 2 nF Load,  $R_G = 5.1$   $\Omega$ 




Figure 15. Propagation Delay vs. Input Supply Voltage,  $V_{DD2} - V_{SS2} = 12 \text{ V}$ 




Figure 16. Propagation Delay vs. Ambient Temperature,  $V_{DD2} = 5 V$ ,  $V_{DD2} - V_{SS2} = 12 V$ 




Figure 17. Example Desaturation Event and Reporting




Figure 18. Output On Resistance ( $R_{DSON}$ ) vs. Temperature,  $V_{DD2}$  = 15 V, Tested at 250 mA




Figure 19. Output On Resistance ( $R_{DSON}$ ) vs. Temperature,  $V_{DD2} = 15 V$ , Tested at 1 A




Figure 20. Example RESET to Output Valid




Figure 21. Peak Output Current vs. Output Supply Voltage, 2.4  $\Omega$  Series Resistance (Iout is the Current Going Into/Out Of the Device Gate)

# APPLICATIONS INFORMATION PCB LAYOUT

The ADuM4136 IGBT gate driver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins. Use a small ceramic capacitor with a value between 0.01  $\mu F$  and 0.1  $\mu F$  to provide a good high frequency bypass. On the output power supply pin,  $V_{\rm DD2}$ , it is recommended to add a 10  $\mu F$  capacitor to provide the charge required to drive the gate capacitance at the ADuM4136 outputs. On the output supply pin, avoid the use of vias on the bypass capacitor or employ multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 5 mm.

#### PROPAGATION DELAY RELATED PARAMETERS

Propagation delay describes the time required for a logic signal to propagate through a component. The propagation delay to a low output can differ from the propagation delay to a high output. The ADuM4136 specifies  $t_{\rm DLH}$  as the time between the rising input high logic threshold ( $V_{\rm IH}$ ) to the output rising 10% threshold (see Figure 22). Likewise, the falling propagation delay ( $t_{\rm DHL}$ ) is defined as the time between the input falling logic low threshold ( $V_{\rm IL}$ ) and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.




Figure 22. Propagation Delay Parameters

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM4136 components operating under the same temperature, input voltages, and load conditions.

#### PROTECTION FEATURES

#### **Fault Reporting**

The ADuM4136 provides protection for faults that may occur during the operation of an IGBT. The primary fault condition is desaturation. If saturation is detected, the ADuM4136 shuts down the gate drive and asserts  $\overline{FAULT}$  low. The output remains disabled until  $\overline{RESET}$  is brought low for more than 500 ns and is then brought high.  $\overline{FAULT}$  is reset to high on the falling edge of  $\overline{RESET}$ . While  $\overline{RESET}$  remains held low, the output remains disabled. The  $\overline{RESET}$  pin has an internal, 300 k $\Omega$  pull-down resistor.

#### **Desaturation Detection**

Occasionally, component failures or faults occur with the circuitry connected to the IGBT connected to the ADuM4136. Examples include shorts in the inductor/motor windings or shorts to power/ground buses. The resulting excess in current flow causes the IGBT to come out of saturation. To detect this condition and to reduce the likelihood of damage to the FET, a threshold circuit is used on the ADuM4136. If the DESAT pin exceeds the typical desaturation threshold ( $V_{DESAT,\,TH}$ ) of 9.2 V while the high-side driver is on, the ADuM4136 enters the failure state and turns the IGBT off. At this time, the FAULT pin is brought low. An internal current source of 537  $\mu$ A (typical) is provided, as well as the option to boost the charging current using external current sources or pull-up resistors.

The ADuM4136 has a built-in blanking time to prevent false triggering while the IGBT first turns on. The time between desaturation detection and reporting a desaturation fault to the FAULT pin is less than 2  $\mu$ s ( $t_{REPORT}$ ). Bring RESET low to clear the fault. There is a 500 ns (minimum) debounce ( $t_{DEB,RESET}$ ) on the RESET pin. The time,  $t_{DESAT,DELAY}$ , shown in Figure 23, provides approximately 312 ns (typical) of masking time that keeps the internal switch that grounds the blanking capacitor tied low for the initial portion of the IGBT on time.




Figure 23. Desaturation Detection Timing Diagram

For the following design example, see the schematic shown in Figure 29 along with the timing diagrams in Figure 23. Under normal operation, during IGBT off times, the voltage across the IGBT ( $V_{\text{CE}}$ ) rises to the rail voltage supplied to the system. In this case, the blocking diode shuts off, protecting the ADuM4136 from high voltages. During the off times, the internal desaturation switch is on, accepting the current going through the  $R_{\text{BLANK}}$  resistor, which allows the  $C_{\text{BLANK}}$  capacitor to remain at a low voltage. For the first 312 ns (typical) of the IGBT on time, the internal desaturation switch remains on, clamping the DESAT pin voltage low.

After the 312 ns (typical) delay time, the DESAT pin is released, and the DESAT pin is allowed to rise towards  $V_{\rm DD2}$  either by the internal current source on the DESAT pin, or additionally with an optional external pull-up resistor,  $R_{\rm BLANK}$ , to increase the current drive if it is not clamped by the collector or drain of the switch being driven.  $R_{\rm DESAT}$  is chosen to dampen the current at this time, typically selected around  $100~\Omega$  to  $2~k\Omega$ . Select the blocking diode to block above the high rail voltage on the collector of the IGBT and to be a fast recovery diode.

In the case of a desaturation event,  $V_{\text{CE}}$  rises above the 9.2 V threshold in the desaturation detection circuit. If no  $R_{\text{BLANK}}$  resistor is used to increase the blanking current, the voltage on the blanking capacitor,  $C_{\text{BLANK}}$ , rises at a rate of 537  $\mu A$  (typical) divided by the  $C_{\text{BLANK}}$  capacitance. Depending on the IGBT specifications, a blanking time of approximately 2  $\mu s$  is a typical design choice. When the DESAT pin rises above the 9.2 V threshold, a fault registers, and within 200 ns, the gate output drives low. The output is brought low using the N-FET fault MOSFET, which is approximately 35 times more resistive than the internal gate driver N-FET, to perform a soft shutdown to reduce the chance of an overvoltage spike on the IGBT during an abrupt turn-off event. Within 2  $\mu s$ , the fault is communicated back to the primary side  $\overline{FAULT}$  pin. To clear the fault, a reset is required.

#### Thermal Shutdown

If the internal temperature of the ADuM4136 exceeds 155°C (typical), the device enters thermal shutdown (TSD). During the thermal shutdown time, the READY pin is brought low on the primary side, and the gate drive is disabled. When TSD occurs, the device does not leave TSD until the internal temperature drops below 135°C (typical), at which time the READY pin returns to high, and the device exits shutdown.

#### **Undervoltage Lockout (UVLO) Faults**

UVLO faults occur when the supply voltages are below the specified UVLO threshold values. During a UVLO event on either the primary side or secondary side, the READY pin goes low, and the gate drive is disabled. When the UVLO condition is removed, the device resumes operation, and the READY pin goes high.

#### **READY Pin**

The open-drain READY pin is an output that confirms communication between the primary to secondary sides is active. The

READY pin remains high when there are no UVLO or TSD events present. When the READY pin is low, the IGBT gate is driven low.

Table 11. READY Pin Logic Table


UVLO	TSD	READY Pin Output	
No	No	High	
Yes	No	Low	
No	Yes	Low	
Yes	Yes	Low	

#### **FAULT** Pin

The open-drain FAULT pin is an output to communicate that a desaturation fault has occurred. When the FAULT pin is low, the IGBT gate is driven low. If a desaturation event occurs, the RESET pin must be driven low for at least 500 ns, then high to return operation to the IGBT gate drive.

#### **RESET** Pin

The RESET pin has an internal 300 k $\Omega$  (typical) pull-down resistor. The RESET pin accepts CMOS level logic. When the RESET pin is held low, after a 500 ns debounce time, any faults on the FAULT pin are cleared. While the RESET pin is held low, the switch on  $V_{\text{OUT}}$  is closed, bringing the gate voltage of the IGBT low. When RESET is brought high, and no fault exists, the device resumes operation.



#### $V_i$ + and $V_i$ – Operation

The ADuM4136 has two drive inputs,  $V_I+$  and  $V_I-$ , to control the IGBT gate drive signal,  $V_{OUT}$ . Both the  $V_I+$  and  $V_I-$  inputs use CMOS logic level inputs. The input logic of the  $V_I+$  and  $V_I-$  pins can be controlled by either asserting  $V_I+$  high or  $V_I-$  low. With the  $V_I-$  pin low, the  $V_I+$  pin accepts positive logic. If  $V_I+$  is held high, the  $V_I-$  pin accepts negative logic. If a fault is asserted, transmission is blocked until the fault is cleared by the  $\overline{RESET}$  pin.




Figure 25.  $V_i$ + and  $V_i$ – Block Diagram

The minimum pulse width is the minimum period in which the timing specifications are guaranteed.

#### **Gate Resistance Selection**

It is generally desired to have the turn off occur faster than the turn on. To select the series resistance, decide what the maximum allowed peak current is for the IGBT. Knowing the voltage swing on the gate, as well as the internal resistance of the gate driver, an external resistor can be chosen.

$$I_{PEAK} = (V_{DD2} - V_{SS2})/(R_{DSON\_N} + R_{GOFF})$$

For example, if the turn-off peak current is 4 A, with a  $(V_{\text{DD2}} - V_{\text{SS2}})$  of 18 V,

$$R_{GOFF} = ((V_{DD2} - V_{SS2}) - I_{PEAK} \times R_{DSON\_N})/I_{PEAK}$$

$$R_{GOFF} = (18 \text{ V} - 4 \text{ A} \times 0.6 \Omega)/4 \text{ A} = 3.9 \Omega$$

After  $R_{\text{GOFF}}$  is selected, a slightly larger  $R_{\text{GON}}$  can be selected to arrive at a slower turn-on time.

#### **POWER DISSIPATION**

During the driving of an IGBT gate, the driver must dissipate power. This power is not insignificant and can lead to TSD if considerations are not made. The gate of an IGBT can be roughly simulated as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance, C<sub>ISS</sub>, of a given IGBT, and multiply it by a factor of 5 to arrive at a conservative estimate to approximate the load being driven. With this value, the estimated total power dissipation in the system due to switching action, P<sub>DISS</sub>, is given by

$$P_{DISS} = C_{EST} \times (V_{DD2} - V_{SS2})^2 \times f_S$$

where:

 $C_{EST} = C_{ISS} \times 5$ .

*f*<sub>S</sub> is the switching frequency of the IGBT.

This power dissipation is shared between the internal on resistances of the internal gate driver switches and the external gate resistances,  $R_{\rm GON}$  and  $R_{\rm GOFF}$ . The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the ADuM4136 chip.

$$P_{DISS\_ADuM4136} = P_{DISS} \times 0.5(R_{DSON\_P}/(R_{GON} + R_{DSON\_P}) + R_{DSON\_N}/(R_{GOFF} + R_{DSON\_N}))$$

Taking the power dissipation found inside the chip and multiplying it by the  $\theta_{JA}$  gives the rise above ambient temperature that the ADuM4136 experiences.

$$T_{ADuM4136} = \theta_{JA} \times P_{DISS\_ADuM4136} + T_{AMB}$$

For the device to remain within specification,  $T_{\rm ADUM4136}$  must not exceed 125°C. If  $T_{\rm ADuM4136}$  exceeds 155°C (typical), the device enters thermal shutdown.

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

The ADuM4136 is resistant to external magnetic fields. The limitation on the ADuM4136 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which a false reading condition can occur. The 2.5 V operating condition of the ADuM4136 is examined because it represents the most susceptible mode of operation.




Figure 26. Maximum Allowable External Magnetic Flux Density




Figure 27. Maximum Allowable Current for Various Current to ADuM4136 Spacings

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces.

Two types of insulation degradation are of primary interest: breakdown along surfaces exposed to air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

#### **Surface Tracking**

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and therefore can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM4136 isolator are presented in Table 4.

#### **Insulation Wear Out**

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this stress reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in this product, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{ACRMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$
 (2)

where:

 $V_{RMS}$  is the total rms working voltage.

 $V_{AC\,RMS}$  is the time varying portion of the working voltage.  $V_{DC}$  is the dc offset of the working voltage.

#### Calculation and Use of Parameters Example

The following is an example that frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms, and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage clearance and lifetime of a device, see Figure 28 and the following equations.




Figure 28. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$V_{\rm RMS} = \sqrt{{V_{AC~{\rm RMS}}}^2 + {V_{DC}}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V rms}$$

This working voltage of 466 V rms is used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. Obtain the ac rms voltage from Equation 2.

$$V_{ACRMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC\ RMS} = \sqrt{466^2 - 400^2}$$

$$V_{ACRMS} = 240 \text{ V rms}$$

In this case, ac rms voltage is simply the line voltage of 240~V rms. This calculation is more relevant when the waveform is not sinusoidal. The value of the ac waveform is compared to the limits for working voltage in Table 8 for expected lifetime, less than a 60~Hz sine wave, and it is well within the limit for a 20-year service life.

Note that the dc working voltage limit in Table 8 is set by the creepage of the package as specified in IEC 60664-1. This value may differ for specific system level standards.

#### **TYPICAL APPLICATION**

The typical application schematic in Figure 29 shows a bipolar setup with an additional R<sub>BLANK</sub> resistor to increase charging current of the blanking capacitor for desaturation detection.

The R<sub>BLANK</sub> resistor is optional. If unipolar operation is desired, remove the  $V_{SS2}$  supply, and tie  $V_{SS2}$  to  $GND_2$ .





Figure 29. Typical Application Schematic

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 30. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters (inches)

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADuM4136BRWZ	−40°C to +125°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADuM4136BRWZ-RL	-40°C to +125°C	16-Lead Standard Small Outline Package [SOIC_W], 13" Tape and Reel	RW-16
EVAL-ADuM4136EBZ		Evaluation Board	

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADUM4136BRWZ ADUM4136BRWZ-RL EVAL-ADUM4136EBZ