SCAS120A - MARCH 1990 - REVISED APRIL 1996

3OE

24

• New Loss of the Trans Instruments	
 Members of the Texas Instruments Widebus[™] Family 	54AC16244 WD PACKAGE 74AC16244 DGG OR DL PACKAGE
-	(TOP VIEW)
 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers 	
Flow-Through Architecture Optimizes PCB	1Y1 [] 2 47]] 1A1
Layout	
 Distributed V_{CC} and GND Configuration 	
Minimizes High-Speed Switching Noise	1Y3 [5 44] 1A3
● EPIC [™] (Enhanced-Performance Implanted	
CMOS) 1-μm Process	
500-mA Typical Latch-Up Immunity at	2Y1 [] 8 41 [] 2A1 2Y2 [] 9 40 [] 2A2
125°C	
Package Options Include Plastic 300-mil	GND [10 39] GND 2Y3 [11 38] 2A3
Shrink Small-Outline (DL) and Thin Shrink	2Y3 [] 11 38] 2A3 2Y4 [] 12 37 [] 2A4
Small-Outline (DGG) Packages Using 25-mil	3Y1 [13 36] 3A1
Center-to-Center Pin Spacings, and 380-mil	3Y2 [14 35] 3A2
Fine-Pitch Ceramic Flat (WD) Packages	GND [15 34] GND
Using 25-mil Center-to-Center Pin Spacings	3Y3 [16 33] 3A3
	3Y4 [17 32] 3A4
description	V_{CC} [18 31] V_{CC}
The 'AC16244 are 16-bit buffers/line drivers	4Y1 [19 30] 4A1
designed specifically to improve both the	4Y2 20 29 4A2
performance and density of 3-state memory	GND 21 28 GND
address drivers, clock drivers, and bus-oriented	4Y3 22 27 4A3
receivers and transmitters. They can be used as	4Y4 [] 23 26 [] 4A4
· · · · · · · · · · · · · · · · · · ·	<u> </u>

The 74AC16244 is packaged in the TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16244 is characterized for operation from -40°C to 85°C.

	(each driver)										
INP	UTS	OUTPUT									
OE	Α	Y									
L	Н	Н									
L	L	L									
н	Х	Z									

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

four 4-bit buffers, two 8-bit buffers, or one 16-bit

buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs. When \overline{OE} is low, the device passes noninverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters

high-impedance state.



Copyright © 1996, Texas Instruments Incorporated

54AC16244, 74AC16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCAS120A – MARCH 1990 – REVISED APRIL 1996


logic symbol[†]

	1					
1 <mark>OE</mark>		EN1				
2 <mark>0E</mark>	48	EN2				
	25	EN3				
3OE	24					
4OE		EN4		لے		
1A1	47		4		2	
	46		1	1 ⊽	3	1Y1
1A2	44				5	1Y2
1A3	43				6	1Y3
1 A 4	41				8	1Y4
2A1		_	1	2 🗸		2Y1
2A2	40	_			9	2Y2
2A3	38				11	2Y3
	37				12	
2A4	36				13	2Y4
3A1	35		1	3 🗸	14	3Y1
3A2		-				3Y2
3A3	33	_			16	3Y3
3A4	32	_			17	3Y4
4A1	30				19	4Y1
	29	┣	1	4 🗸	20	
4A2	27	_⊢			22	4Y2
4A3	26	_			23	4Y3
4A4						4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	–0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCAS120A - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	AC1624	4	74	AC1624	4	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 4)		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		VCC = 3 V			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		115	1.35			1.35	V
		V _{CC} = 5.5 V		SE	1.65			1.65	
VI	Input voltage		0	þ	VCC	0		VCC	V
VO	Output voltage		0	27	VCC	0		VCC	V
		VCC = 3 V		50	-4			-4	
ЮН	High-level output current	$V_{CC} = 4.5 V$	(70	-24			-24	mA
		$V_{CC} = 5.5 V$	0	5	-24			-24	
		$V_{CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V			24			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	0		10	ns/V
Тд	Operating free-air temperature		-55		125	-40		85	°C

NOTES: 3. Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 kΩ or greater to prevent them from floating. 4. All V_{CC} and GND pins must be connected to the proper voltage supply.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		V	Т	_Δ = 25°C	;	54AC1	6244	74AC1	6244	LINUT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
	1011 - 24 mA	4.5 V	3.94			3.8		3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8	ΞW	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	ИЛ	3.85		
		3 V			0.1		0.1		0.1	
	I _{OL} = -50 μA	4.5 V			0.1	4	0.1		0.1	
		5.5 V			0.1	C7	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	nc	0.44		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36	10,	0.44		0.44	
	OC = 24 MA	5.5 V			0.36	ЪA	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
Ц	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_I = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μΑ
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4.5						'nE
Co	$V_{I} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCAS120A - MARCH 1990 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	_ = 25°C	;	54AC1	6244	74AC1	6244	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	V	2	7.1	9.4	2	10.8	2	10.8	ns
^t PHL	A	T	2.4	8.3	10.7	2.4	C 11.8	2.4	11.8	115
^t PZH	<u></u>	V	2.2	7.5	10	2.2	11.5	2.2	11.5	20
^t PZL	OE	T	2.9	10.4	13	2.9	14.6	2.9	14.6	ns
^t PHZ	05	v	4.1	6.8	8.4	4.1	9.1	4.1	9.1	
^t PLZ	ŌĒ	т	3.7	6.5	8.1	3.7	8.8	3.7	8.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Т	_ב = 25°C	;	54AC1	6244	74AC1	6244	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	v	1.6	4.6	6.3	1.6	7.1	1.6	7.1	ns
^t PHL	A	T	2	5.3	7	2	7.9	2	7.9	115
^t PZH	OE	v	1.7	4.8	6.7	1.7	7.5	1.7	7.5	
^t PZL	ÛE	T	2.2	6.1	8.1	2.2	9	2.2	9	ns
^t PHZ	OE	v	4	6.4	7.8	4	8.4	4	8.4	ns
^t PLZ	UE	ſ	3.5	5.5	7.2	3.5	7.6	3.5	7.6	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

		PARAMETER	TEST CON	TYP	UNIT		
Γ	<u> </u>	Dower dissinction conscitutes ner letch	Outputs enabled	C. 50 pF	f = 1 MHz	43	л Г
Ľ	Cpd	Power dissipation capacitance per latch	Outputs disabled	CL = 50 pF,	f = 1 MHz	7	рF



SCAS120A - MARCH 1990 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLy	(2)	(6)	(3)		(4/5)	
74AC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16244	Samples
74AC16244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16244	Samples
74AC16244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16244	Samples
74AC16244DLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16244	Samples
74AC16244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC16244	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
74AC16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
74AC16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated