

## Micropower, High Accuracy Voltage Reference

#### **FEATURES**

- ▶ Maximum temperature coefficient
  - ▶ 4 ppm/°C (C grade, -40°C to +85°C)
- ▶ Low long-term drift (LTD): 30 ppm (initial 1 khr typical)
- ▶ Initial output voltage error: ±0.1% (maximum)
- ▶ Operating temperature range: -40°C to +125°C
- ▶ Output current: +10 mA source/-3 mA sink
- ► Low quiescent current: 100 µA (maximum)
- ▶ Low dropout voltage: 1.15 V at 2 mA
- Output voltage noise (0.1 Hz to 10 Hz): 8 μV p-p (typical)
- Qualified for automotive applications

#### **APPLICATIONS**

- Automotive battery monitors
- ▶ Portable instrumentation
- Process transmitters
- Remote sensors
- Medical instrumentation

#### **GENERAL DESCRIPTION**

The ADR3512 is a low cost, low power, high precision CMOS voltage reference, featuring a maximum temperature coefficient (TC) of 4 ppm/°C (C grade, −40°C to +85°C), low operating current, and low output noise in an 8-lead MSOP package. For high accuracy, the output voltage and temperature coefficient are trimmed digitally during final assembly using the Analog Devices, Inc., patented DigiTrim<sup>®</sup> technology.¹

## **PIN CONFIGURATION**



#### NOTES

1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN. §

Figure 1. 8-Lead MSOP (RM-8 Suffix)

The low output voltage hysteresis and low long-term output voltage drift improve lifetime system accuracy.

This CMOS reference is specified over the automotive temperature range of −40°C to +125°C.

Table 1. Selection Guide

Model	Output Voltage (V)	Input Voltage Range (V)
ADR3512WCRMZ-R7	1.200	2.3 to 5.5

Rev. F



<sup>&</sup>lt;sup>1</sup> At least U.S. Patent No. 6,696,894 covers this technology.

**Data Sheet** 

## **TABLE OF CONTENTS**

Features1	Line Regulation	12
Applications1	Load Regulation	12
Pin Configuration1	Solder Heat Resistance (SHR) Drift	
General Description1	Theory of Operation	
Specifications	Long-Term Output Voltage Drift	
Electrical Characteristics3	Power Dissipation	
Absolute Maximum Ratings4	Applications Information	
Thermal Resistance4	Basic Voltage Reference Connection	
ESD Caution4	Input and Output Capacitors	
Pin Configuration and Function Descriptions 5	4-Wire Kelvin Connections	14
Typical Performance Characteristics6	V <sub>IN</sub> Slew Rate Considerations	14
Terminology12	Shutdown/Enable Feature	
Dropout Voltage (V <sub>DO</sub> )12	Sample Applications	15
Temperature Coefficient (TCV <sub>OUT</sub> )12	Outline Dimensions	
Thermally Induced Output Voltage	Ordering Guide	16
Hysteresis (ΔV <sub>OUT_HYS</sub> )12	Automotive Products	
Long-Term Output Voltage Drift (ΔV <sub>OUT_LTD</sub> ) 12		
REVISION HISTORY		
8/2022—Rev. E to Rev. F		
Changes to Theory of Operation Section		13
Change to Figure 37		14

analog.com Rev. F | 2 of 16

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 2.3 V to 5.5 V,  $I_L$  = 0 mA,  $T_A$  = 25°C, unless otherwise noted.

Table 2.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OUTPUT VOLTAGE	V <sub>OUT</sub>		1.1988	1.2000	1.2012	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INITIAL OUTPUT VOLTAGE ERROR	V <sub>OERR</sub>				±0.1	%
$-40^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \qquad 2.8 \qquad 8 \qquad \text{ppm/}^{\circ}\text{C}$ LINE REGULATION \(^{1}\)  \(^{1}\)						±1.2	mV
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	TEMPERATURE COEFFICIENT <sup>1</sup>	TCV <sub>OUT</sub>	-40°C ≤ T <sub>A</sub> ≤ +85°C		2.5	4	ppm/°C
$V_{N} = 2.7 \ V \text{ to } 5.5 \ V, \ -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C} \\ \text{Load Regulation}^{1} \\ \text{Sourcing} \\ \text{Sinking} \\ \text{Sinking} \\ \text{Sinking} \\ \text{Surcing} \\ \text{Sinking} \\ \text{Surcing} \\ \text{Sinking} \\ \text{Surcing} \\ \text{Sinking} \\ \text{Surcing} \\ \text{Sinking} \\ \text{Surcing} \\ Surcing$			-40°C ≤ T <sub>A</sub> ≤ +125°C		2.8	8	ppm/°C
$ \begin{array}{c} \text{LOAD REGULATION}^1 & \Delta V_{\text{OUT}}/\Delta I_L \\ \text{Sourcing} & I_L = 0 \text{ mA to } 10 \text{ mA, } V_{\text{IN}} = 3.0 \text{ V,} \\ -40^{\circ}\text{C s } T_A \leq +125^{\circ}\text{C} \\ I_L = 0 \text{ mA to } 10 \text{ mA, } V_{\text{IN}} = 3.0 \text{ V,} \\ -40^{\circ}\text{C s } T_A \leq +125^{\circ}\text{C} \\ I_L = 0 \text{ mA to } -3 \text{ mA, } V_{\text{IN}} = 3.0 \text{ V,} \\ -40^{\circ}\text{C s } T_A \leq +125^{\circ}\text{C} \\ \end{array} $	LINE REGULATION <sup>1</sup>	$\Delta V_{OUT}/\Delta V_{IN}$	V <sub>IN</sub> = 2.7 V to 5.5 V		5	50	ppm/V
Sourcing			$V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			160	ppm/V
Sinking $ \begin{array}{c} -40^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \text{I}_{L} = 0 \text{ mA to } -3 \text{ mA, } \text{V}_{\text{NI}} = 3.0 \text{ V}, \\ -40^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ \end{array}{c} \\ \text{Sourcing} \\ \text{Sourcing} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sourcing} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{Sinking} \\ \text{VI}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{Sinking} \\ \text{VIII}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{Sinking} \\ \text{VIII}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text{Sinking} \\ \text{VIII}_{\text{NI}} = 3.0 \text{ V to } 5.5 \text{ V} \\ \text{Sinking} \\ \text$	LOAD REGULATION <sup>1</sup>	$\Delta V_{OUT}/\Delta I_{L}$					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Sourcing				14	30	ppm/mA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Sinking				7	50	ppm/mA
Sinking $V_{IN} = 3.0  V  to  5.5  V$ $-3$ $-3$ $-3$ $-3$ $-3$ $-3$ $-3$ $-3$	OUTPUT CURRENT CAPACITY	I <sub>L</sub>					
QUIESCENT CURRENT Normal Operation $\begin{bmatrix} I_Q \\ ENABLE \geq V_{IN} \times 0.85 \\ ENABLE = V_{IN}, -40^{\circ}C \leq T_A \leq +125^{\circ}C \\ ENABLE \leq 0.7 V \\ \end{bmatrix} = 0.000000000000000000000000000000000$	Sourcing		V <sub>IN</sub> = 3.0 V to 5.5 V	10			mA
Normal Operation	Sinking		V <sub>IN</sub> = 3.0 V to 5.5 V	-3			mA
Shutdown       ENABLE = V <sub>IN</sub> , -40°C ≤ T <sub>A</sub> ≤ +125°C       100       μA         DROPOUT VOLTAGE²       V <sub>DO</sub> I <sub>L</sub> = 0 mA, T <sub>A</sub> = -40°C ≤ T <sub>A</sub> ≤ +125°C       1       1.1       V         ENABLE PIN       V <sub>L</sub> 0       0.7       V         ENABLE Voltage       V <sub>L</sub> 0       0.7       V         ENABLE Pin Leakage Current       I <sub>EN</sub> ENABLE = V <sub>IN</sub> , T <sub>A</sub> = -40°C ≤ T <sub>A</sub> ≤ +125°C       1       3       μA         OUTPUT VOLTAGE NOISE       e <sub>n</sub> p-p       f = 0.1 Hz to 10 Hz       8       μ/V p-p         f = 10 Hz to 10 kHz       28       μ/V ms         OUTPUT VOLTAGE NOISE DENSITY       e <sub>n</sub> f = 1 kHz       0.6       μ/V/Hz         OUTPUT VOLTAGE HYSTERESIS³ $\Delta V_{OUT_HYS}$ $T_A$ = +25°C to -40°C to +125°C to +25°C       70       ppm         RIPPLE REJECTION RATIO       RRR       f <sub>IN</sub> = 60 Hz       -60       dB         LONG-TERM OUTPUT VOLTAGE DRIFT¹ $\Delta V_{OUT_LITD}$ 1000 hours at 50°C       30       ppm	QUIESCENT CURRENT	IQ					
Shutdown         ENABLE ≤ 0.7 V         5         μA           DROPOUT VOLTAGE² $V_{DO}$ $I_L = 0 \text{ mA}, T_A = -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 1         1.1         V           ENABLE PIN         VL         0         0.7         V           Shutdown Voltage         VL         0         0.7         V           ENABLE Voltage         VH         VIN × 0.85         VIN V         V           ENABLE Pin Leakage Current         IEN         ENABLE = VIN, TA = -40^{\circ}\text{C} ≤ TA ≤ +125^{\circ}\text{C}         1         3         μA           OUTPUT VOLTAGE NOISE         en P-P         f = 0.1 Hz to 10 Hz         8         μ/V P-P         μ/V ms           OUTPUT VOLTAGE NOISE DENSITY         en         f = 1 kHz         0.6         μ/V/Hz           OUTPUT VOLTAGE HYSTERESIS³         ΔVOUT_HYS         TA = +25^{\circ}C to -40^{\circ}C to +125^{\circ}C to +25^{\circ}C         70         ppm           RIPPLE REJECTION RATIO         RRR $f_{IN} = 60 \text{ Hz}$ -60         dB           LONG-TERM OUTPUT VOLTAGE DRIFT¹ $\Delta V_{OUT_LTD}$ 1000 hours at 50^{\circ}C         30         ppm	Normal Operation		ENABLE ≥ V <sub>IN</sub> × 0.85			85	μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			ENABLE = $V_{IN}$ , $-40^{\circ}C \le T_A \le +125^{\circ}C$			100	μA
$I_L = 2 \text{ mA, } T_A = -40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C} \qquad \qquad 1 \qquad \qquad 1.15 \qquad \text{V}$ ENABLE PIN Shutdown Voltage $V_L \qquad \qquad 0 \qquad \qquad 0.7 \qquad \text{V}$ ENABLE Voltage $V_H \qquad \qquad V_H \qquad \qquad V_{IN} \times 0.85 \qquad \qquad V_{IN} \qquad V$ ENABLE Pin Leakage Current $I_{EN} \qquad \qquad ENABLE = V_{IN}, T_A = -40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C} \qquad \qquad 1 \qquad \qquad 3 \qquad \qquad \mu A$ OUTPUT VOLTAGE NOISE $P_0 = P_0 \qquad \qquad P_1 = 0.1 \text{ Hz to } 10 \text{ Hz} \qquad \qquad \qquad 8 \qquad \qquad pV P_0 P_1 \qquad \qquad P_1 = 10 \text{ Hz to } 10 \text{ kHz} \qquad \qquad \qquad 28 \qquad \qquad pV \text{ Ims}$ OUTPUT VOLTAGE NOISE DENSITY $P_0 = P_0 \qquad \qquad P_1 = 1 \text{ kHz} \qquad \qquad \qquad \qquad 0.6 \qquad \qquad pV/\sqrt{\text{Hz}} \qquad \qquad 0.6 \qquad \qquad 0.$	Shutdown		ENABLE ≤ 0.7 V			5	μA
ENABLE PIN Shutdown Voltage $V_L$	DROPOUT VOLTAGE <sup>2</sup>	V <sub>DO</sub>	$I_L = 0 \text{ mA}, T_A = -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$		1	1.1	V
Shutdown Voltage $V_L$ $V_H$			$I_L = 2 \text{ mA}, T_A = -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$		1	1.15	V
ENABLE Voltage $V_{IR}$ $V_{I$	ENABLE PIN						
ENABLE Pin Leakage Current $I_{EN}$ ENABLE = $V_{IN}$ , $T_A = -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 1 3 $\mu\text{A}$ OUTPUT VOLTAGE NOISE $e_n$ $p-p$ $f = 0.1$ Hz to 10 Hz $e_n$ $p-p$ $f = 10$ Hz to 10 kHz 2 28 $\mu\text{V}$ rms  OUTPUT VOLTAGE NOISE DENSITY $e_n$ $f = 1$ kHz 0.6 $\mu\text{V}/\text{V}/\text{Hz}$ OUTPUT VOLTAGE HYSTERESIS <sup>3</sup> $\Delta\text{V}_{OUT\_HYS}$ $\Delta\text{V}_{OUT\_HYS}$ $\Delta\text{V}_{OUT\_HYS}$ $\Delta\text{V}_{OUT\_HYS}$ $\Delta\text{V}_{OUT\_LTD}$ $\Delta\text{V}_{OUT\_LTD}$ 1000 hours at 50°C 30 ppm	Shutdown Voltage	$V_{L}$		0		0.7	V
OUTPUT VOLTAGE NOISE $ \begin{array}{c} e_n \ p\text{-p} \\ f = 0.1 \ \text{Hz} \ \text{to} \ 10 \ \text{Hz} \\ f = 10 \ \text{Hz} \ \text{to} \ 10 \ \text{Hz} \\ \end{array} $ $ \begin{array}{c} 8 \\ \mu V \ p\text{-p} \\ \hline 6 = 10 \ \text{Hz} \ \text{to} \ 10 \ \text{Hz} \\ \hline 0.6 \\ \mu V / \forall \text{Hz} \\ \hline 0.6 \\$	ENABLE Voltage	V <sub>H</sub>		V <sub>IN</sub> × 0.85		$V_{IN}$	V
$f = 10 \text{ Hz to } 10 \text{ kHz} \qquad \qquad 28 \qquad \qquad \mu\text{V rms}$ OUTPUT VOLTAGE NOISE DENSITY $e_n \qquad \qquad f = 1 \text{ kHz} \qquad \qquad 0.6 \qquad \qquad \mu\text{V//Hz}$ OUTPUT VOLTAGE HYSTERESIS³ $\Delta V_{\text{OUT\_HYS}} \qquad T_A = +25^{\circ}\text{C to } -40^{\circ}\text{C to } +125^{\circ}\text{C} \qquad 70 \qquad \text{ppm}$ RIPPLE REJECTION RATIO $RRR \qquad f_{\text{IN}} = 60 \text{ Hz} \qquad \qquad -60 \qquad \text{dB}$ LONG-TERM OUTPUT VOLTAGE DRIFT¹ $\Delta V_{\text{OUT\_LTD}} \qquad 1000 \text{ hours at } 50^{\circ}\text{C} \qquad \qquad 30 \qquad \text{ppm}$	ENABLE Pin Leakage Current	I <sub>EN</sub>	ENABLE = $V_{IN}$ , $T_A = -40^{\circ}C \le T_A \le +125^{\circ}C$		1	3	μA
OUTPUT VOLTAGE NOISE DENSITY $e_n$ $f = 1 \text{ kHz}$ 0.6 $\mu V / \sqrt{Hz}$ OUTPUT VOLTAGE HYSTERESIS <sup>3</sup> $\Delta V_{OUT\_HYS}$ $T_A = +25^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ 70 ppm RIPPLE REJECTION RATIO RRR $f_{IN} = 60 \text{ Hz}$ $-60 \text{ dB}$ LONG-TERM OUTPUT VOLTAGE DRIFT <sup>1</sup> $\Delta V_{OUT\_LTD}$ 1000 hours at 50°C 30 ppm	OUTPUT VOLTAGE NOISE	e <sub>n</sub> p-p	f = 0.1 Hz to 10 Hz		8		μV p-p
OUTPUT VOLTAGE HYSTERESIS <sup>3</sup> $\Delta V_{OUT\_HYS}$ $T_A = +25^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ 70 ppm RIPPLE REJECTION RATIO RRR $f_{\text{IN}} = 60 \text{ Hz}$ $-60 \text{ dB}$ LONG-TERM OUTPUT VOLTAGE DRIFT <sup>1</sup> $\Delta V_{OUT\_LTD}$ 1000 hours at 50°C 30 ppm			f = 10 Hz to 10 kHz		28		μV rms
RIPPLE REJECTION RATIO RRR $f_{IN} = 60 \text{ Hz}$ -60 dB LONG-TERM OUTPUT VOLTAGE DRIFT $\Delta V_{OUT\_LTD}$ 1000 hours at 50°C 30 ppm	OUTPUT VOLTAGE NOISE DENSITY	e <sub>n</sub>	f = 1 kHz		0.6		μV/√Hz
RIPPLE REJECTION RATIO RRR $f_{IN} = 60 \text{ Hz}$ -60 dB LONG-TERM OUTPUT VOLTAGE DRIFT $\Delta V_{OUT\_LTD}$ 1000 hours at 50°C 30 ppm	OUTPUT VOLTAGE HYSTERESIS <sup>3</sup>	ΔV <sub>OUT_HYS</sub>	T <sub>A</sub> = +25°C to -40°C to +125°C to +25°C		70		ppm
001_01	RIPPLE REJECTION RATIO	RRR	f <sub>IN</sub> = 60 Hz		-60		dB
	LONG-TERM OUTPUT VOLTAGE DRIFT <sup>1</sup>	ΔV <sub>OUT_LTD</sub>	1000 hours at 50°C		30		ppm
	TURN-ON SETTLING TIME		$C_{IN} = 0.1  \mu F,  C_L = 0.1  \mu F,  R_L = 1  k\Omega$		100		μs

<sup>&</sup>lt;sup>1</sup> See the Terminology section.

analog.com Rev. F | 3 of 16

 $<sup>^{2} \ \ \, \</sup>text{Dropout voltage refers to the minimum difference between V}_{\text{IN}} \, \text{and V}_{\text{OUT}} \, \text{such that V}_{\text{OUT}} \, \text{maintains a minimum accuracy of 0.1\%}. \, \text{See the Terminology section.}$ 

<sup>&</sup>lt;sup>3</sup> See the Terminology section. The device is placed through the temperature cycle in the order of the temperatures shown.

## **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Supply Voltage	6 V
ENABLE to GND SENSE Voltage	V <sub>IN</sub>
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature Range	-65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	$\theta_{JA}$	θ <sub>JC</sub>	Unit
8-Lead MSOP (RM-8 Suffix)	132.5	43.9	°C/W

## **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. F | 4 of 16

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

#### Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	ENABLE	Enable Connection. This pin enables or disables the device.
2	GND SENSE	Ground Voltage Sense Connection. Connect this pin directly to the point of the lowest potential in the application.
3	GND FORCE	Ground Force Connection.
4	DNC	Do Not Connect. Do not connect to this pin.
5	DNC	Do Not Connect. Do not connect to this pin.
6	V <sub>OUT</sub> FORCE	Reference Voltage Output.
7	V <sub>OUT</sub> SENSE	Reference Voltage Output Sensing Connection. Connect this pin directly to the voltage input of the load devices.
8	V <sub>IN</sub>	Input Voltage Connection.

analog.com Rev. F | 5 of 16

## TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise noted.




Figure 3. ADR3525 Output Voltage vs. Temperature




Figure 4. ADR3525 Temperature Coefficient Distribution




Figure 5. Load Regulation vs. Temperature (Sourcing)




Figure 6. ADR3550 Output Voltage vs. Temperature




Figure 7. ADR3550 Temperature Coefficient Distribution




Figure 8. Load Regulation vs. Temperature (Sinking)

analog.com Rev. F | 6 of 16

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 9. ADR3525 Dropout Voltage vs. Load Current




Figure 10. ADR3550 Dropout Voltage vs. Load Current




Figure 11. Line Regulation vs. Temperature




Figure 12. ADR3525 Output Voltage Noise (0.1 Hz to 10 Hz)




Figure 13. ADR3525 Output Voltage Noise (10 Hz to 10 kHz)




Figure 14. ADR3525 Output Noise Spectral Density

analog.com Rev. F | 7 of 16

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. ADR3525 Ripple Rejection Ratio vs. Frequency




Figure 16. ADR3525 Start-Up Response




Figure 17. ADR3525 Restart Response from Shutdown




Figure 18. ADR3550 Output Voltage Noise (0.1 Hz to 10 Hz)




Figure 19. ADR3550 Output Voltage Noise (10 Hz to 10 kHz)




Figure 20. ADR3550 Output Noise Spectral Density

analog.com Rev. F | 8 of 16

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 21. ADR3550 Ripple Rejection Ratio vs. Frequency




Figure 22. ADR3550 Start-Up Response




Figure 23. ADR3550 Restart Response from Shutdown




Figure 24. ADR3525 Shutdown Response




Figure 25. ADR3525 Line Transient Response




Figure 26. ADR3525 Load Transient Response

analog.com Rev. F | 9 of 16

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 27. ADR3550 Shutdown Response




Figure 28. ADR3550 Line Transient Response




Figure 29. ADR3550 Load Transient Response




Figure 30. Supply Current vs. Temperature




Figure 31. Supply Current vs. ENABLE Pin Voltage




Figure 32. ADR3550 Output Impedance vs. Frequency

analog.com Rev. F | 10 of 16

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 33. Output Voltage Drift Distribution After Reflow (SHR Drift)




Figure 34. ADR3550 Thermally Induced Output Voltage Hysteresis
Distribution




Figure 35. ADR3550 Typical Long-Term Output Voltage Drift (Four Devices, 1000 Hours)

analog.com Rev. F | 11 of 16

#### **TERMINOLOGY**

## **Dropout Voltage (V<sub>DO</sub>)**

Dropout voltage, sometimes referred to as supply voltage headroom or supply output voltage differential, is defined as the minimum voltage differential between the input and output such that the output voltage is maintained to within 0.1% accuracy.

$$V_{DO} = (V_{IN} - V_{OUT})_{MIN}|I_L = Constant$$

Because the dropout voltage depends on the current passing through the device, it is always specified for a given load current. In series mode devices, dropout voltage typically increases proportionally to load current (see Figure 9 and Figure 10).

## Temperature Coefficient (TCV<sub>OUT</sub>)

The temperature coefficient relates the change in the output voltage to the change in ambient temperature of the device, as normalized by the output voltage at 25°C. This parameter is determined by the box method and is calculated using the following equation:

$$TCV_{OUT} = \left| \frac{\max(V_{OUT}(T_1, T_2, T_3)) - \min(V_{OUT}(T_1, T_2, T_3))}{V_{OUT}(T_2) \times (T_3 - T_2)} \right| \times 10^6$$

where

TCV<sub>OUT</sub> is expressed in ppm/°C.

 $V_{OUT}(T_x)$  is the output voltage at Temperature  $T_x$ .

 $T_1 = -40^{\circ}$ C.

 $T_2 = +25^{\circ}$ C.

 $T_3 = +125$ °C.

This three-point method ensures that TCV<sub>OUT</sub> accurately portrays the maximum difference between any of the three temperatures at which the output voltage of the device is measured.

The ADR3512 is tested at three temperatures to determine TCV<sub>OUT</sub>: -40°C, +25°C, and +85°C.

# Thermally Induced Output Voltage Hysteresis $(\Delta V_{OUT\_HYS})$

Thermally induced output voltage hysteresis represents the change in output voltage after the device is exposed to a specified temperature cycle. This is expressed as either a shift in voltage or a difference in ppm from the nominal output.

$$\Delta V_{OUT\ HYS} = V_{OUT}(25^{\circ}\text{C}) - V_{OUT\ TC}[V]$$

$$\Delta V_{OUT\_HYS} = \frac{V_{OUT}(25^{\circ}C) - V_{OUT\_TC}}{V_{OUT}(25^{\circ}C)} \times 10^{6} [\text{ppm}]$$

where:

 $V_{OUT}(25^{\circ}\text{C})$  is the output voltage at 25°C.  $V_{OUT}$   $_{TC}$  is the output voltage after temperature cycling.

## Long-Term Output Voltage Drift (ΔV<sub>OUT LTD</sub>)

Long-term output voltage drift refers to the shift in output voltage after 1000 hours of operation in a constant 50°C environment. This is expressed as either a shift in voltage or a difference in ppm from the nominal output.

$$\begin{split} \Delta V_{OUT\_LTD} &= \left| V_{OUT}(t_1) - V_{OUT}(t_0) \right| \left[ V \right] \\ \Delta V_{OUT\_LTD} &= \left| \frac{V_{OUT}(t_1) - V_{OUT}(t_0)}{V_{OUT}(t_0)} \right| \times 10^6 [\text{ppm}] \end{split}$$

where:

 $V_{OUT}(t_0)$  is the  $V_{OUT}$  at 50°C at Time 0.  $V_{OUT}(t_1)$  is the  $V_{OUT}$  at 50°C after 1000 hours of operation at 50°C.

## Line Regulation

Line regulation refers to the change in output voltage in response to a given change in input voltage and is expressed in percent per volt, ppm per volt, or microvolts per volt change in input voltage. This parameter accounts for the effects of self heating.

## **Load Regulation**

Load regulation refers to the change in output voltage in response to a given change in load current and is expressed in microvolts per mA, ppm per mA, or ohms of dc output resistance. This parameter accounts for the effects of self heating.

## Solder Heat Resistance (SHR) Drift

SHR drift refers to the permanent shift in output voltage induced by exposure to reflow soldering, expressed in units of ppm. SHR drift is caused by changes in the stress exhibited upon the die by the package materials when exposed to high temperatures. This effect is more pronounced in lead-free soldering processes due to higher reflow temperatures.

analog.com Rev. F | 12 of 16

#### THEORY OF OPERATION

The ADR3512 uses a patented voltage reference architecture to achieve high accuracy, low TC, and low noise in a CMOS process. Like all band gap references, the reference combines two voltages of opposite TCs to create an output voltage that is nearly independent of ambient temperature. However, unlike traditional band gap voltage references, the temperature independent voltage of the reference is arranged to be the base emitter voltage,  $V_{BE}$ , of a bipolar transistor at room temperature rather than the  $V_{BE}$  extrapolated to 0 K (the  $V_{BE}$  of a bipolar transistor at 0 K is approximately  $V_{G0}$ , the band gap voltage of the silicon). Then, a corresponding positive TC voltage is added to the  $V_{BE}$  voltage to compensate for its negative TC.

The key benefit of this technique is that the trimming of the initial accuracy and TC can be performed without interfering with one another, thereby increasing overall accuracy across temperature. Curvature correction techniques further reduce the temperature variation.

The band gap voltage ( $V_{BG}$ ) is then buffered and amplified to produce stable output voltage of 1.2 V. The output buffer can source up to +10 mA and sink up to -3 mA of load current.




Figure 36. Block Diagram

The ADR3512 reference leverages Analog Devices patented DigiTrim technology to achieve high initial accuracy and low TC. Precision layout techniques lead to very low long-term drift and thermal hysteresis.

#### LONG-TERM OUTPUT VOLTAGE DRIFT

One of the key parameters of the ADR3512 reference is long-term output voltage drift. Independent of the output voltage model and in a 50°C environment, this device exhibits a typical drift of approximately 30 ppm after 1000 hours of continuous, unloaded operation.

It is important to understand that long-term output voltage drift is not tested or guaranteed by design and that the output from the device may shift beyond the typical 30 ppm specification. Because most of the drift occurs in the first 200 hours of device operation, burning in the system board with the reference mounted can reduce subsequent output voltage drift over time. See the AN-713 Application Note, *The Effect of Long-Term Drift on Voltage References*, for more information regarding the effects of long-term drift and how it can be minimized.

#### POWER DISSIPATION

The ADR3512 voltage reference is capable of sourcing up to 10 mA of load current at room temperature across the rated input voltage range. However, when used in applications subject to high ambient temperatures, carefully monitor the input voltage and load current to ensure that the device does not exceed its maximum power dissipation rating. The maximum power dissipation of the device can be calculated by

$$P_D = \frac{T_J - T_A}{\theta_{IA}} [W]$$

where:

 $P_D$  is the device power dissipation.

 $T_J$  is the device junction temperature.

 $T_A$  is the ambient temperature.

 $\theta_{JA}$  is the package (junction to air) thermal resistance.

Because of this relationship, the acceptable load current in high temperature conditions may be less than the maximum current sourcing capability of the device. The device must not be operated outside of its maximum power rating because doing so can result in premature failure or permanent damage to the device.

analog.com Rev. F | 13 of 16

#### **APPLICATIONS INFORMATION**

#### BASIC VOLTAGE REFERENCE CONNECTION

The circuit shown in Figure 37 shows the basic configuration for the ADR3512 reference. Connect bypass capacitors according to the guidelines in the following sections.




Figure 37. Basic Reference Connection

#### INPUT AND OUTPUT CAPACITORS

Connect a 1  $\mu$ F to 10  $\mu$ F electrolytic or ceramic capacitor to the input to improve transient response in applications where the supply voltage may fluctuate. Connect an additional 0.1  $\mu$ F ceramic capacitor in parallel to reduce high frequency supply noise.

Connect a ceramic capacitor of at least a 0.1  $\mu$ F to the output to improve stability and help filter out high frequency noise. An additional 1  $\mu$ F to 10  $\mu$ F electrolytic or ceramic capacitor can be added in parallel to improve transient performance in response to sudden changes in load current; however, note that doing so increases the turn-on time of the device.

Best performance and stability is attained with low equivalent series resistance (ESR) (for example, less than 1  $\Omega$ ), low inductance, ceramic chip type output capacitors (X5R, X7R, or similar). If using an electrolytic capacitor on the output, place a 0.1  $\mu$ F ceramic capacitor in parallel to reduce overall ESR on the output.

## **4-WIRE KELVIN CONNECTIONS**

Current flowing through a printed circuit board (PCB) trace produces an IR voltage drop. With longer traces, this drop can reach several millivolts or more, introducing a considerable error into the output voltage of the reference. A 1 inch long, 5 mm wide trace of 1 ounce copper has a resistance of approximately  $100\ m\Omega$  at room temperature; at a load current of 10 mA, this can introduce a full millivolt of error. In an ideal board layout, the reference is mounted as close to the load as possible to minimize the length of the output traces, and, therefore, the error introduced by the voltage drop. However, in applications where this is not possible or convenient, force and sense connections (sometimes referred to as Kelvin sensing connections) are provided as a means of minimizing the IR drop and improving accuracy.

Kelvin connections work by providing a set of high impedance, voltage sensing lines to the output and ground nodes. Because very little current flows through these connections, the IR drop across their traces is negligible, and the output and ground voltages can be sensed accurately.

These voltages are fed back into the internal amplifier and are used to automatically correct for the voltage drop across the current carrying output and ground lines, resulting in a highly accurate output voltage across the load. To achieve the best performance, connect the sense connections directly to the point in the load where the output voltage is the most accurate. See Figure 38 for an example application.




Figure 38. Application Showing Kelvin Connection

It is always advantageous to use Kelvin connections whenever possible. However, in applications where the IR drop is negligible or an extra set of traces cannot be routed to the load, the GND FORCE pin and the GND SENSE pin for both V<sub>OUT</sub> and ground can simply be tied together, and the device can be used in the same way as a normal 3-terminal reference (see Figure 37).

## **VIN SLEW RATE CONSIDERATIONS**

In applications with slow rising input voltage signals, the reference exhibits overshoot or other transient anomalies that appear on the output. These phenomena also appear during shutdown as the internal circuitry loses power.

To avoid such conditions, ensure that the input voltage waveform has both a rising and falling slew rate of at least 0.1 V/ms.

## SHUTDOWN/ENABLE FEATURE

The ADR3512 reference can be switched to a low power shutdown mode when a voltage of 0.7 V or lower is input to the ENABLE pin. Likewise, the reference becomes operational for ENABLE voltages of 0.85 ×  $V_{\text{IN}}$  or higher. During shutdown, the supply current drops to less than 5  $\mu\text{A}$ , useful in applications that are sensitive to power consumption.

If using the shutdown feature, ensure that the ENABLE pin voltage does not fall between 0.7 V and 0.85 ×  $V_{IN}$  because this causes a large increase in the supply current of the device and may keep the reference from starting up correctly (see Figure 31). If not using the shutdown feature, however, the ENABLE pin can be tied to the  $V_{IN}$  pin and the reference remains continuously operational.

analog.com Rev. F | 14 of 16

#### **APPLICATIONS INFORMATION**

#### SAMPLE APPLICATIONS

## **Negative Reference**

Figure 39 shows how to connect the ADR3512 and a standard CMOS operational amplifier, such as the AD8663, to provide a negative reference voltage. This configuration provides two main advantages: first, it requires only two devices and, therefore, does not require excessive board space. Second, it does not require any external resistors, meaning that the performance of this circuit does not rely on choosing expensive devices with low temperature coefficients to ensure accuracy.




Figure 39. Negative Reference

In Figure 39, the  $V_{OUT}$  FORCE pin and the  $V_{OUT}$  SENSE pin of the reference sit at virtual ground. The negative reference voltage and load current are taken directly from the output of the operational amplifier. Note that, in applications where the negative supply voltage is close to the reference output voltage, a dual-supply, low offset, rail-to-rail output amplifier must be used to ensure an accurate output voltage. The operational amplifier must also be able to source or sink an appropriate amount of current for the application.

#### **Bipolar Output Reference**

Figure 40 shows a bipolar reference configuration. By connecting the output of the ADR3512 to the inverting terminal of an operational amplifier, it is possible to obtain both positive and negative reference voltages. Match Resistors R1 and R2 as close as possible to ensure minimal difference between the negative and positive outputs. Use resistors with low temperature coefficients if the circuit is used in environments with large temperature swings; otherwise, a voltage difference develops between the two outputs as the ambient temperature changes.




Figure 40. Bipolar Output Reference

## **Boosted Output Current Reference**

Figure 41 shows a configuration for obtaining higher current drive capability from the ADR3512 reference without sacrificing accuracy. The operational amplifier regulates the current flow through the MOSFET until  $V_{OUT}$  equals the output voltage of the reference; current is then drawn directly from  $V_{IN}$  rather than from the reference itself, allowing increased current drive capability.




Figure 41. Boosted Output Current Reference

Because the current sourcing capability of this circuit depends only on the  $I_D$  rating of the MOSFET, the output drive capability can be adjusted to the application simply by choosing an appropriate MOSFET. In all cases, tie the  $V_{OUT}$  SENSE pin directly to the load device to maintain maximum output voltage accuracy.

analog.com Rev. F | 15 of 16

## **OUTLINE DIMENSIONS**




Figure 42. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions show in millimeters

Updated: July 27, 2022

## **ORDERING GUIDE**

				Package	
Model <sup>1, 2</sup>	Temperature Range	Package Description	Packing Quantity	Option	Marking Code
ADR3512WCRMZ-R7	-40°C to +125°C	8-Lead MSOP	Reel, 1000	RM-8	R3K

W = Qualified for Automotive

## **AUTOMOTIVE PRODUCTS**

The ADR3512W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.



<sup>&</sup>lt;sup>2</sup> Z = RoHS Compliant Part.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADR3512WCRMZ-R7