Octal D Flip-Flop with Common Clock and Reset

High-Performance Silicon-Gate CMOS

The MC74HC273A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of eight D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active low.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 264 FETs or 66 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

LOGIC DIAGRAM $\frac{2}{}$ Q0 5 Q1 D2 ⁷ 6 Q2 9 DATA Q3 NONINVERTING **INPUTS** 13 12 OUTPUTS Q4 14 15 Q5 17 16 Q6 _18 D7 19 CLOCK 11 PIN 20 = V_{CC} RESET 1 PIN 10 = GND

| Design Criteria | Value | Units |
|---------------------------------|-------|-------|
| Internal Gate Count* | 66 | ea |
| Internal Gate Propagation Delay | 1.5 | ns |
| Internal Gate Power Dissipation | 5.0 | μW |
| Speed Power Product | .0075 | рЈ |

^{*}Equivalent to a two-input NAND gate.



ON Semiconductor®

www.onsemi.com






SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E

PIN ASSIGNMENT

| RESET | [1● | 20] V _{CC} | |
|-------|------------|----------------------|--|
| Q0 | 2 | 19 🛭 Q7 | |
| D0 | [3 | 18 🛭 D7 | |
| D1 | ₫4 | 17 D6 | |
| Q1 | [5 | 16 🛭 Q6 | |
| Q2 | d 6 | 15 🛭 Q5 | |
| D2 | 7 م | 14 🛭 D5 | |
| D3 | d 8 | 13 🛭 D4 | |
| Q3 | d 9 | 12 🛭 Q4 | |
| GND | 10 | 11 D CLOCK | |
| | | | |

MARKING DIAGRAMS



A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

| | Inputs | Output | |
|-------|--------|--------|-----------|
| Reset | Clock | D | Q |
| L | Х | Х | L |
| Н | | Н | н |
| H | | L | L |
| Н | L | X | No Change |
| Н | ~ | Х | No Change |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | -0.5 to V _{CC} + 0.5 | V |
| l _{in} | DC Input Current, per Pin | ±20 | mA |
| I _{out} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | | Parameter | | Min | Max | Unit |
|------------------------------------|--|--|--|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to G | C Supply Voltage (Referenced to GND) | | 2.0 | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Refe | erenced to GND) | | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package | Types | | - 55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ | | 0 0 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Gu | aranteed Li | mit | |
|-----------------|--------------------------------------|--|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85 ° C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low–Level Input Voltage | $V_{out} = 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH}$ $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\begin{split} V_{in} = V_{IH} & I_{out} \leq 2.4 \text{ mA} \\ I_{out} \leq 6.0 \text{ mA} \\ I_{out} \leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.2 3.7 5.2 | |
| V _{OL} | Maximum Low–Level Output Voltage | $V_{in} = V_{IL}$ $ I_{out} \le 20 \mu A$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\begin{aligned} V_{\text{in}} = V_{\text{IL}} & I_{\text{out}} \leq 2.4 \text{ mA} \\ I_{\text{out}} \leq 6.0 \text{ mA} \\ I_{\text{out}} \leq 7.8 \text{ mA} \end{aligned}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.4 0.4 0.4 | |

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Gu | aranteed Li | mit | |
|-----------------|--|--|----------------------|----------------|-------------|---------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| l _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 4.0 | 40 | 160 | μΑ |

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

| | | | Gu | aranteed Li | mit | |
|--------------------------------------|--|--------------------------|-----------------------|------------------------|------------------------|------|
| Symbol | Parameter | v _{cc} v | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 6.0 15 30 35 | 5.0 10 24 28 | 4.0 8.0 20 24 | MHz |
| t _{PLH} t _{PHL} | Maximum Propagation Delay, Clock to Q (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 145 90 29 25 | 180 120 36 31 | 220 140 44 38 | ns |
| t _{PHL} | Maximum Propagation Delay, Reset to Q (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 145 90 29 25 | 180 120 36 31 | 220 140 44 38 | ns |
| t _{TLH} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 16 | 110 36 22 19 | ns |
| C _{in} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|---|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Enabled Output)* | 48 | pF |

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.


TIMING REQUIREMENTS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

| | | | | Guaranteed Limit | | | | | | |
|------------------|--|--------|--------------------------|--------------------------|------|--------------------------|-----|--------------------------|------|------|
| | | | v _{cc} | –55 to | 25°C | ≤ 8 | 5°C | ≤ 12 | 25°C | |
| Symbol | Parameter | Figure | Volts | Min | Max | Min | Max | Min | Max | Unit |
| t _{su} | Minimum Setup Time, Data to Clock | 3 | 2.0 3.0 4.5 6.0 | 60 23 12 10 | | 75 27 15 13 | | 90 32 18 15 | | ns |
| t _h | Minimum Hold Time, Clock to Data | 3 | 2.0 3.0 4.5 6.0 | 3.0 3.0 3.0 3.0 | | 3.0 3.0 3.0 3.0 | | 3.0 3.0 3.0 3.0 | | ns |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock | 2 | 2.0 3.0 4.5 6.0 | 5.0 5.0 5.0 5.0 | | 5.0 5.0 5.0 5.0 | | 5.0 5.0 5.0 5.0 | | ns |
| t _w | Minimum Pulse Width, Clock | 1 | 2.0 3.0 4.5 6.0 | 60 23 12 10 | | 75 27 15 13 | | 90 32 18 15 | | ns |

TIMING REQUIREMENTS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

| • | | | , vcc | | | | | | | |
|---------------------------------|-----------------------------------|--------|--------------------------|----------------------|---------------------------|----------------------|---------------------------|----------------------|---------------------------|------|
| Symbol | Parameter | Figure | Volts | Min | Max | Min | Max | Min | Max | Unit |
| t _w | Minimum Pulse Width, Reset | 2 | 2.0 3.0 4.5 6.0 | 60 23 12 10 | | 75 27 15 13 | | 90 32 18 15 | | ns |
| t _r , t _f | Maximum Input Rise and Fall Times | 1 | 2.0 3.0 4.5 6.0 | | 1000 800 500 400 | | 1000 800 500 400 | | 1000 800 500 400 | ns |

SWITCHING WAVEFORMS



RESET v_{CC} v_{CC} v_{CC} v_{CC} v_{CC} v_{CC} v_{CC} v_{CC}

Figure 1.

Figure 2.





Figure 3.



*Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Expanded Logic Diagram

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|-------------------------|-----------------------|
| MC74HC273ADWG | SOIC-20 WB (Pb-Free) | 38 Units / Rail |
| MC74HC273ADWR2G | SOIC-20 WB (Pb-Free) | 1000 / Tape & Reel |
| NLV74HC273ADWR2G* | SOIC-20 WB (Pb-Free) | 1000 / Tape & Reel |
| MC74HC273ADTG | TSSOP-20 (Pb-Free) | 75 Units / Rail |
| MC74HC273ADTR2G | TSSOP-20 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC273ADTR2G* | TSSOP-20 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP


Capable.





SOIC-20 WB CASE 751D-05 **ISSUE H**


DATE 22 APR 2015



- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


| | MILLIMETERS | | |
|-----|-------------|-------|--|
| DIM | MIN | MAX | |
| Α | 2.35 | 2.65 | |
| A1 | 0.10 | 0.25 | |
| b | 0.35 | 0.49 | |
| С | 0.23 | 0.32 | |
| D | 12.65 | 12.95 | |
| E | 7.40 | 7.60 | |
| е | 1.27 BSC | | |
| Н | 10.05 | 10.55 | |
| h | 0.25 | 0.75 | |
| L | 0.50 | 0.90 | |
| Δ | 0 0 | 7 0 | |

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.100 (0.004) -T- SEATING

16X


1.26


- 7.06




TSSOP-20 WB CASE 948E ISSUE D

DATE 17 FEB 2016








NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 6.40 | 6.60 | 0.252 | 0.260 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| Н | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| M | 0° | 8° | 0° | 8° |

GENERIC SOLDERING FOOTPRINT MARKING DIAGRAM*



= Assembly Location

= Wafer Lot = Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | TSSOP-20 WB | | PAGE 1 OF 1 |

DIMENSIONS: MILLIMETERS

0.65

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

0.36

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnoized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

0