

CMOS, 2.5 Ω Low-Voltage, 8-/16-Channel Multiplexers

ADG706/ADG707

FEATURES

1.8 V to 5.5 V Single Supply
±3 V Dual Supply
2.5 Ω On Resistance
0.5 Ω On-Resistance Flatness
100 pA Leakage Currents
40 ns Switching Times
Single 16-to-1 Multiplexer ADG706
Differential 8-to-1 Multiplexer ADG707
28-Lead TSSOP Package
Low-Power Consumption
TTL/CMOS-Compatible Inputs

APPLICATIONS
Data Acquisition Systems
Communication Systems
Relay Replacement
Audio and Video Switching
Battery-Powered Systems

GENERAL DESCRIPTION


The ADG706 and ADG707 are low-voltage, CMOS analog multiplexers comprising 16 single channels and eight differential channels respectively. The ADG706 switches one of 16 inputs (S1–S16) to a common output, D, as determined by the 4-bit binary address lines A0, A1, A2, and A3. The ADG707 switches one of eight differential inputs to a common differential output as determined by the 3-bit binary address lines A0, A1, and A2. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low-power consumption and operating supply range of 1.8~V to 5.5~V make the ADG706 and ADG707 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. These devices are also designed to operate from a dual supply of $\pm 3~V$.

These multiplexers are designed on an enhanced submicron process that provides low-power dissipation yet gives high-switching speed, very low on resistance and leakage currents. On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range which extends to the supplies.

The ADG706 and ADG707 are available in small 28-lead TSSOP packages.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. Single/Dual Supply Operation. The ADG706 and ADG707 are fully specified and guaranteed with 3 V and 5 V single supply and ±3 V dual supply rails.
- 2. Low On Resistance (2.5 Ω typical).
- 3. Low-Power Consumption ($<0.01 \mu W$).
- 4. Guaranteed Break-Before-Make Switching Action.
- 5. Small 28-Lead TSSOP Package.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$ADG706/ADG707 - SPECIFICATIONS^1 \ (v_{DD} = 5 \ V \ \pm \ 10\%, \ v_{SS} = 0 \ V, \ \text{GND} = 0 \ V, \ \text{unless otherwise noted.})$

	В	Version		
Parameter	25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
On Resistance (R _{ON})	2.5	о т то трр	Ω typ	$V_{S} = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
(1.0N)	4.5	5	Ω max	Test Circuit 1
On Resistance Match Between		0.3	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels (ΔR_{ON})		0.8	Ω max	, , , , , , , , , , , , , , , , , , ,
On-Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
(11211(014))		1.2	Ω max	5 DD D5
LEAKAGE CURRENTS				V _{DD} = 5.5 V
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
5 5 7	±0.1	± 0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
ADG706	±0.4	±1.5	nA max	Test Circuit 3
ADG707	±0.1	±1	nA max	
Channel ON Leakage ID, IS (ON)	±0.01		nA typ	$V_D = V_S = 1 \text{ V, or } 4.5 \text{ V;}$
ADG706	±0.4	±1.5	nA max	Test Circuit 4
ADG707	±0.1	±1	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μA max	
C _{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	40		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5;
		60	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S16} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t _D	30		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		1	ns min	$V_S = 3 \text{ V}$, Test Circuit 6
t_{ON} (EN)	32		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		50	ns max	$V_S = 3 V$, Test Circuit 7
t_{OFF} (EN)	10		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		14	ns max	$V_S = 3 V$, Test Circuit 7
Charge Injection	±5		pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
				Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz;$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
Channel-to-Channel Crosstalk	60		4D	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 10
-3 dB Bandwidth				1 CSt CHCUIt 10
ADG706	25		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
ADG700 ADG707	36		MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, Test Circuit 9 $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, Test Circuit 9
C_{S} (OFF)	13		pF typ	Journ St 5 pr, rest Official 9
$C_{\rm D}$ (OFF)			P. C/P	
ADG706	180		pF typ	
ADG707	90		pF typ	
C_D , C_S (ON)			F -3F	
ADG706	200		pF typ	
ADG707	100		pF typ	
POWER REQUIREMENTS				V _{DD} = 5.5 V
I _{DD}	0.001		μA typ	$V_{DD} = 3.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V
-עע	0.001	1.0	μA max	2.5.5.1
		1.0	m i iiian	

-2-

Specifications subject to change without notice.

¹Temperature range is as follows: B Version: −40°C to +85°C.

²Guaranteed by design, not subject to production test.

$\label{eq:special_special} SPECIFICATIONS^{1} \; (v_{DD} = 3 \; V \; \pm \; 10\%, \; v_{SS} = 0 \; V, \; \text{GND} = 0 \; V, \; \text{unless otherwise noted})$

	B Version -40°C				
Parameter	25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}	V		
On Resistance (R _{ON})	6		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$	
	11	12	Ω max	Test Circuit 1	
On-Resistance Match Between		0.4	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
Channels (ΔR_{ON})		1.2	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})		3	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
LEAKAGE CURRENTS				$V_{DD} = 3.3 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$	
D : OFFI 1 I (OFF)	±0.1	± 0.3	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	±0.01	. 1 .	nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$	
ADG706	±0.4	±1.5	nA max	Test Circuit 3	
ADG707	±0.1	±1	nA max	$V = V = 1 V \approx 2 V$	
Channel ON Leakage I _D , I _S (ON) ADG706	$\pm 0.01 \\ \pm 0.4$	±1.5	nA typ nA max	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$ Test Circuit 4	
ADG700 ADG707	± 0.4 ± 0.1	±1.5 ±1	nA max	Test Circuit 4	
DIGITAL INPUTS	±0.1	<u>- 1</u>	III I III III		
Input High Voltage, V _{INH}		2.0	V min		
Input Ingli Voltage, V_{INI} Input Low Voltage, V_{INI}		0.4	V mini		
Input Current		0.1	Villax		
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
TINL OF TINH	0.005	± 0.1	μA max	VIN VINL OF VINH	
C _{IN} , Digital Input Capacitance	5	_0.1	pF typ		
DYNAMIC CHARACTERISTICS ²			T JT		
	45		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5	
t _{TRANSITION}	13	75	ns max	$V_{S1} = 2 \text{ V/O V}, V_{S16} = 0 \text{ V/2 V}$	
Break-Before-Make Time Delay, t _D	30	13	ns typ	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF};$	
Break Bereit Make Time Beray, to		1	ns min	$V_S = 2 \text{ V}$, Test Circuit 6	
t_{ON} (EN)	40	-	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
		70	ns max	$V_S = 2 \text{ V}$, Test Circuit 7	
t_{OFF} (EN)	20		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		28	ns max	$V_S = 2 V$, Test Circuit 7	
Charge Injection	±5		pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;	
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
				Test Circuit 9	
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;	
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
2 dD Dandwidel				Test Circuit 10	
-3 dB Bandwidth ADG706	25		MUz	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9	
ADG700 ADG707	36		MHz typ MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, Test Circuit 9 $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, Test Circuit 9	
C _S (OFF)	13		pF typ	15 30 32, O 3 pr., 1est Circuit 9	
$C_{S}(OFF)$			Pr typ		
ADG706	180		pF typ		
ADG707	90		pF typ		
C_D , C_S (ON)					
ADG706	200		pF typ		
ADG707	100		pF typ		
POWER REQUIREMENTS				$V_{\rm DD} = 3.3 \rm V$	
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 3.3 V	
*DD					

NOTES

REV. 0 -3-

 $^{^1}Temperature$ ranges are as follows: B Versions: –40 $^{\circ}C$ to +85 $^{\circ}C.$

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

	B Version -40°C			
Parameter	25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
On Resistance (R _{ON})	2.5	00 DD	Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA;
. 61	4.5	5	Ω max	Test Circuit 1
On-Resistance Match Between		0.3	Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
Channels (ΔR_{ON})		0.8	Ω max	
On-Resistance Flatness $(R_{FLAT(ON)})$	0.5		Ω typ	$V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA
		1.2	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +3.3 \text{ V}, V_{SS} = -3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
	±0.1	± 0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
ADG706	± 0.4	±1.5	nA max	Test Circuit 3
ADG707	± 0.1	± 1	nA max	
Channel ON Leakage I _D , I _S (ON)	± 0.01		nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$, Test Circuit 4
ADG706	±0.4	±1.5	nA max	
ADG707	±0.1	±1	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.4	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.1	μ <u>A</u> max	
C _{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{TRANSITION}	40		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5
		60	ns max	$V_{S1} = 1.5 \text{ V/0 V}, V_{S16} = 0 \text{ V/1.5 V}$
Break-Before-Make Time Delay, t _D	15		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(TD D		1	ns min	$V_S = 1.5 \text{ V}$, Test Circuit 6
t_{ON} (EN)	32	50	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
4 (ENI)	1.6	50	ns max	$V_S = 1.5 \text{ V}$, Test Circuit 7
t_{OFF} (EN)	16	26	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = 1.5 V$, Test Circuit 7
Charge Injection	±8	20	ns max pC typ	$V_S = 1.5 \text{ V}$, Test Circuit 7 $V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$;
Charge Injection	-0		pc typ	Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
			42 typ	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$;
	-80		dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 1 MHz;$
				Test Circuit 10
−3 dB Bandwidth				
ADG706	25		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
ADG707	36		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C_{S} (OFF)	13		pF typ	
$C_{\rm D}$ (OFF)	100		Г.	
ADG706	180		pF typ	
ADG707 C_D , C_S (ON)	90		pF typ	
ADG706	200		pF typ	
ADG700 ADG707	100		pF typ	
	100		Prijp	
POWER REQUIREMENTS	0.001		IIA tree	V - +2 2 V
$ m I_{DD}$	0.001	1.0	μA typ μA max	$V_{DD} = +3.3 \text{ V}$ Digital Inputs = 0 V or 3.3 V
${ m I}_{ m SS}$	0.001	1.0	μΑ max μΑ typ	$V_{SS} = -3.3 \text{ V}$
- 22	0.001	1.0	μΑ typ μΑ max	Digital Inputs = 0 V or 3.3 V
	1	1.0	m 1 1114A	2.5.m. mpan 0 1 01 3.3 1

-4-

REV. 0

NOTES

¹Temperature range is as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS ¹ (T _A = 25°C unless otherwise noted)
V _{DD} to V _{SS}
V_{DD} to GND
V _{SS} to GND +0.3 V to -3.5 V
Analog Inputs ² V_{SS} – 0.3 V to V_{DD} + 0.3 V or
30 mA, Whichever Occurs First
Digital Inputs ² -0.3 V to $V_{DD} + 0.3 \text{ V}$ or
30 mA, Whichever Occurs First
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D
Operating Temperature Range
Industrial (B Version)40°C to +85°C

Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
TSSOP Package
θ_{IA} Thermal Impedance 97.9°C/W
θ_{IC} Thermal Impedance
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature 220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG706/ADG707 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG706BRU	–40°C to +85°C	Thin Shrink Small Outline Package (TSSOP) Thin Shrink Small Outline Package (TSSOP)	RU-28
ADG707BRU	–40°C to +85°C		RU-28

PIN CONFIGURATIONS

28-Lead TSSOP





REV. 0 –5–

Table I. ADG706 Truth Table

A3	A2	A1	A0	EN	ON Switch
X	X	X	X	0	NONE
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

X = Don't Care.

Table II. ADG707 Truth Table

A2	A1	A0	EN	ON Switch Pair
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care.

TERMINOLOGY

$\overline{V_{DD}}$	Most Positive Power Supply Potential.	C _D (OFF)	"OFF" Switch Drain Capacitance. Measured
V_{SS}	Most Negative Power Supply in a Dual Sup-	- B (-)	with reference to ground.
	ply Application. In single supply applications, this should be tied to ground at the device.	C_D , C_S (ON)	"ON" Switch Capacitance. Measured with reference to ground.
I_{DD}	Positive Supply Current.	C_{IN}	Digital Input Capacitance.
I_{SS}	Negative Supply Current.	t _{TRANSITION}	Delay Time Measured Between the 50% and
GND	Ground (0 V) Reference.		90% Points of the Digital Inputs and the Switch
S	Source Terminal. May be an input or output.		"ON" Condition when Switching from One Address State to Another.
D	Drain Terminal. May be an input or output.	t _{ON} (EN)	Delay Time Between the 50% and 90% Points
IN	Logic Control Input.	ton (EIV)	of the EN Digital Input and the Switch "ON"
$V_D(V_S)$	Analog Voltage on Terminals D, S.		Condition.
R_{ON}	Ohmic Resistance Between D and S.	t_{OFF} (EN)	Delay Time Between the 50% and 90% Points
$\Delta R_{\rm ON}$	On Resistance Match Between any Two Channels, i.e., R _{ON} max – R _{ON} min.		of the EN Digital Input and the Switch "OFF" Condition.
$R_{FLAT(ON)} \\$	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog	t_{OPEN}	"OFF" Time Measured Between the 80% Points of Both Switches when Switching from One Address State to Another.
	signal range.	Charge	A Measure of the Glitch Impulse Transferred
I _S (OFF)	Source Leakage Current with the Switch "OFF."	Injection	from the Digital Input to the Analog Output During Switching.
I _D (OFF)	Drain Leakage Current with the Switch "OFF."	Off Isolation	A Measure of Unwanted Signal Coupling through an "OFF" Switch.
I_D , I_S (ON)	Channel Leakage Current with the Switch "ON."	Crosstalk	A Measure of Unwanted Signal which is Coupled through from One Channel to
V_{INL}	Maximum Input Voltage for Logic "0."		Another as a Result of Parasitic Capacitance
V_{INH}	Minimum Input Voltage for Logic "1."	Bandwidth	The Frequency at which the Output Is
$I_{INL}(I_{INH})$	Input Current of the Digital Input.		Attenuated by 3 dBs.
C _s (OFF)	"OFF" Switch Source Capacitance. Measured	On Response	The Frequency Response of the "ON" Switch.
	with reference to ground.	Insertion Loss	The Loss Due to the ON Resistance of the Switch.

-6- REV. 0

Typical Performance Characteristics—ADG706/ADG707




Figure 1. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




Figure 3. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 4. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




Figure 6. Leakage Currents as a Function of V_D (V_S)




Figure 7. Leakage Currents as a Function of $V_D(V_S)$




Figure 8. Leakage Currents as a Function of $V_D\left(V_S\right)$




Figure 9. Leakage Currents as a Function of Temperature

REV. 0 -7-




Figure 10. Leakage Currents as a Function of Temperature




Figure 11. On Response vs. Frequency




Figure 12. Supply Currents vs. Input Switching Frequency




Figure 13. Off Isolation vs. Frequency




Figure 14. Charge Injection vs. Source Voltage

-8-






Figure 15. Crosstalk vs. Frequency

REV. 0


TEST CIRCUITS




Test Circuit 1. On Resistance




Test Circuit 2. I_S (OFF)




Test Circuit 3. I_D (OFF)



Test Circuit 4. I_D (ON)




Test Circuit 5. Switching Time of Multiplexer, $t_{TRANSITION}$




Test Circuit 6. Break-Before-Make Delay, t_{OPEN}


REV. 0




Test Circuit 7. Enable Delay, t_{ON} (EN), t_{OFF} (EN)



Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation and Bandwidth




Test Circuit 10. Channel-to-Channel Crosstalk

-10- REV. 0

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead TSSOP (RU-28)



REV. 0 –11–