# N- and P-Channel 20 V (D-S) MOSFET

# PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Dual

www.vishay.com



Marking code: EA


PRODUCT SUMMARY						
	N-CHANNEL	P-CHANNEL				
V <sub>DS</sub> (V)	20	-20				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 V$	0.039	0.072				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 2.5 V$	0.045	0.100				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 1.8 V$	0.055	0.131				
Q <sub>g</sub> typ. (nC)	6	5.5				
I <sub>D</sub> (A) <sup>a</sup>	6	-6				
Configuration	N- and p-pair					

#### **FEATURES**

- TrenchFET<sup>®</sup> power MOSFETs
- Thermally enhanced PowerPAK ChipFET package
- Small footprint area
- Low on-resistance
- Thin 0.8 mm profile
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- Complementary MOSFET for portable devices
  - Ideal for buck-boost circuits



# **ORDERING INFORMATION**

Top View

Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5517DU-T1-GE3

ABSOLUTE MAXIMUM RATINGS	(T <sub>A</sub> = 25 °C, unles	s otherwise	e noted)		
PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain-source voltage			20	-20	V
Gate-source voltage		V <sub>GS</sub>	± 8	± 8	v
	T <sub>C</sub> = 25 °C		6 <sup>a</sup>	-6 <sup>a</sup>	
Continuous dusin surrent (T. 150 °C)	T <sub>C</sub> = 70 °C		6 <sup>a</sup>	-6 <sup>a</sup>	
Continuous drain current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	7.2 <sup>b, c</sup>	-4.6 <sup>b, c</sup>	
	T <sub>A</sub> = 70 °C	1	5.8 <sup>b, c</sup>	-3.7 <sup>b, c</sup>	А
Pulsed drain current		I <sub>DM</sub>	20	-15	
Source-drain current diode current	T <sub>C</sub> = 25 °C		6.9	-6.9	
Source-drain current diode current	T <sub>A</sub> = 25 °C	IS	1.9 <sup>b, c</sup>	-1.9 <sup>b, c</sup>	
	T <sub>C</sub> = 25 °C		8.3	8.3	
Maximum a successible size still a	T <sub>C</sub> = 70 °C		5.3	5.3	14/
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.3 <sup>b, c</sup>	2.3 <sup>b, c</sup>	W
	T <sub>A</sub> = 70 °C		1.5 <sup>b, c</sup>	1.5 <sup>b, c</sup>	
Operating junction and storage temperature rar	nge	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150		°C
Soldering recommendations (peak temperature) <sup>d, e</sup>		Ĭ	260		

#### THERMAL RESISTANCE BATINGS

PARAMETER		SYMBOL	N-CH/	ANNEL	P-CHA	ANNEL		
FANAMEIEN			TYP.	MAX.	TYP.	MAX.	UNIT	
Maximum junction-to-ambient b, f	t ≤ 5 s	R <sub>thJA</sub>	45	55	45	55	°C/W	
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	12	15	12	15	0/10	

#### Notes

a. Based on T<sub>C</sub> = 25 °C

Surface mounted on 1" x 1" FR4 board b.

t = 5 s

See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection d.

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 105 °C/W for both channels e.

f.

S-81449-Rev. B, 23-Jun-08

1

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT







Si5517DU

www.vishay.com

SHAY

Vishay Siliconix

Si5517DU

PARAMETER	TER SYMBOL TEST CONDITIONS			MIN.	TYP. <sup>a</sup>	MAX.	UNIT	
Static								
	Ň	$V_{GS} = 0 V, I_{D} = 1 mA$	N-Ch	20	-	-	V	
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -1 mA	P-Ch	-20	-	-	V	
	N/ 7	I <sub>D</sub> = 250 μA	N-Ch	-	17	-		
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = -250 μA	P-Ch	-	-20	-		
V townseture coefficient		I <sub>D</sub> = 250 μA	N-Ch	-	-2.6	-	mV/°(	
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = -250 μA	P-Ch	-	2.4	-		
Cate source threshold voltage	V	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	N-Ch	0.4	-	1	v	
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	P-Ch	-0.4	-	-1	v	
Cata body lookage			N-Ch	-	-	100		
Gate-body leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 8 V$	P-Ch	-	-	-100	nA	
		$V_{DS} = 20 V, V_{GS} = 0 V$	N-Ch	-	-	1		
Zero gate voltage drain current		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V	P-Ch	-	-	-1		
	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	N-Ch	-	-	10	μA	
		V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C	P-Ch	-	-	-10		
<b>o</b>	I <sub>D(on)</sub>	$V_{DS} \le 5 V$ , $V_{GS} = 4.5 V$	N-Ch	20	-	-		
On-state drain current <sup>b</sup>		$V_{DS} \le -5 V$ , $V_{GS} = -4.5 V$	P-Ch	-15	-	-	A	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	0.0320	0.0390		
Drain-source on-state resistance <sup>b</sup>		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.3 A	P-Ch	-	0.0600	0.0720		
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 4.1 A	N-Ch	-	0.0370	0.0450	Ω	
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -2.8 A	P-Ch	-	0.0830	0.1000		
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 1.8 A	N-Ch	-	0.0455	0.0550		
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -0.76 A	P-Ch	-	0.1080	0.1310		
		$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	22	-	-	
Forward transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -3.3 A	P-Ch	-	0.9	-	S	
Dynamic <sup>a</sup>								
			N-Ch	-	520	-		
Input capacitance	C <sub>iss</sub>	N-channel	P-Ch	-	455	-	1	
<b>2</b> · · · · · ·	C <sub>oss</sub>	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1 MHz	N-Ch	-	100	-	_	
Output capacitance		P-channel	P-Ch	-	105	-	– pF	
		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	60	-		
Reverse transfer capacitance	C <sub>rss</sub>		P-Ch	-	65	-	1	
		$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 8 \text{ V}, \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	10.5	16		
		$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -8 \text{ V}, \text{ I}_{D} = -4.6 \text{ A}$			9.1	14		
Total gate charge	Qg	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V} \text{ I}_{D} = 4.4 \text{ A}$	N-Ch	-	6	9	-	
		$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.8 \text{ A}$	P-Ch	-	5.5	8.5		
		N-channel	N-Ch	-	0.91	-	nC	
Gate-source charge	Q <sub>gs</sub>	$V_{DS}$ = 10 V, $V_{GS}$ = 4.5 V $I_{D}$ = 4.4 A	P-Ch	-	0.75	-	1	
	6	P-channel	N-Ch	-	0.7	-	1	
Gate-drain charge	Q <sub>gd</sub>	$V_{DS} = -10 \text{ V}, \text{ V}_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.8 \text{ A}$	P-Ch	-	1.5	-	1	
			N-Ch	-	1.9	-		
Gate resistance	Rg	f = 1 MHz	-		-		Ω	

2



www.vishay.com

# Si5517DU

Vishay Siliconix

PARAMETER	RAMETER SYMBOL TEST CONDITIONS					MAX.	UNIT			
Dynamic <sup>a</sup>										
Turn-on delay time	<b>+</b>		N-Ch	-	20	30				
rum-on delay time	t <sub>d(on)</sub>	N-channel	P-Ch	-	8	15				
Rise time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2.8 \Omega,$	N-Ch	-	65	100				
	۲	$I_D \cong 3.6 \text{ A},  \text{V}_{\text{GEN}} = 4.5 \text{ V},  \text{R}_{\text{g}} = 1  \Omega$	P-Ch	-	35	55				
Turn-off delay time	t <sub>d(off)</sub>	P-channel	N-Ch	-	40	60				
	Lq(off)	$V_{DD} = -10 \text{ V}, \text{ R}_{L} = 2.7 \Omega,$	P-Ch	-	40	60				
Fall time	t <sub>f</sub>	$I_D \cong$ -3.7 A, $V_{GEN}$ = -4.5 V, $R_g$ = 1 $\Omega$	N-Ch	-	10	15				
	ч		P-Ch	-	55	85	ns			
Turn-on delay time	+		N-Ch	I	5	10	115			
Turn-on delay time	t <sub>d(on)</sub>	N-channel	P-Ch	-	5	10				
Rise time		$V_{DD} = 10 \text{ V}, \text{ R}_{L} = 2.8 \Omega,$	N-Ch	-	12	20				
Rise time	t <sub>r</sub>	$\text{I}_\text{D} \cong 3.6 \text{ A}, \text{ V}_\text{GEN} = 8 \text{ V}, \text{ R}_\text{g} = 1 \Omega$	P-Ch	-	15	25	1			
Trune off dataseting a	+	P-channel	N-Ch	-	26	40				
Turn-off delay time	t <sub>d(off)</sub>	$V_{DD} = -10 \text{ V}, \text{ R}_{L} = 2.7 \Omega,$	P-Ch	-	30	45				
F 11		$I_D \cong -3.7$ A, $V_{GEN} = -8$ V, $R_g = 1 \Omega$	N-Ch	-	8	15				
Fall Time	t <sub>f</sub>		P-Ch	-	45	70				
Drain-Source Body Diode Characteri	stics									
Continuous source-drain diode current	la	T <sub>C</sub> = 25 °C	N-Ch	-	-	6.9				
Continuous source-drain diode current	I <sub>S</sub>	18 - 25 0	P-Ch	-	-	-6.9	A			
Pulse diode forward current <sup>a</sup>	I <sub>SM</sub>		N-Ch	-	-	20	^			
Fulse diode forward current	ISM		P-Ch	I	-	-15				
Body diode voltage	V <sub>SD</sub>	$I_{S} = 1.2 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch	I	0.8	1.2	v			
Body diode voltage	VSD	$I_{S} = -1.0 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch	-	-0.8	-1.2	v			
Padu diada rayaraa raaayan tima	+		N-Ch	-	45	70				
Body diode reverse recovery time	t <sub>rr</sub>	N-channel	P-Ch	-	30	60	ns			
		$I_{\rm F} = 1.2$ A, di/dt = 100 A/µs,	N-Ch	-	21	32				
Body diode reverse recovery charge	Q <sub>rr</sub>	T <sub>J</sub> = 25 °C	P-Ch	-	15	30	nC			
		P-channel	N-Ch	-	29	-				
Reverse recovery fall time	t <sub>a</sub>	$I_F = -1 A$ , di/dt = -100 A/µs,	P-Ch	-	11	-	1			
		T <sub>J</sub> = 25 °C	N-Ch	-	16	-	ns			
Reverse recovery rise time	t <sub>b</sub>		P-Ch	-	19	-	1			

Notes

a. Guaranteed by design, not subject to production testing


b. Pulse test; pulse width  $\leq 300~\mu\text{s},~\text{duty}~\text{cycle} \leq 2~\%$ 

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3




## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









**On-Resistance vs. Drain Current and Gate Voltage** 




Gate Charge



Transfer Characteristics



Capacitance




**On-Resistance vs. Junction Temperature** 

S-81449-Rev. B, 23-Jun-08


4 For technical questions, contact: <u>pmostechsupport@vishay.com</u>




## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




**Threshold Voltage** 



**On-Resistance vs. Gate-to-Source Voltage** 



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

5



## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Note


a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Downloaded from Arrow.com.




#### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









**On-Resistance vs. Drain Current and Gate Voltage** 






Transfer Characteristics



Capacitance



**On-Resistance vs. Junction Temperature** 

S-81449-Rev. B, 23-Jun-08


8


Document Number: 73529




## P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

(V) training of the second se











**On-Resistance vs. Gate-to-Source Voltage** 



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Case

9



#### P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Note


a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



## P-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73529">www.vishay.com/ppg?73529</a>.


S-81449-Rev. B, 23-Jun-08	11	Document Number: 73529
For t	echnical questions, contact: <a href="mailto:pmostechsupport@vishay.com">pmostechsupport@vishay.com</a>	
THIS DOCUMENT IS SUBJECT TO C	HANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED I	HEREIN AND THIS DOCUMENT
ARE SUBJECT TO	D SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com	n/doc?91000

WISHAY, www.vishay.com

Vishay Siliconix

# PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Case Outline









Side view of single

-D2 -



Detail Z

Ł



- D2 -

		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	

C14-0630-Rev. E, 21-DWG: 5940

#### Note


• Millimeters will govern

Revision: 21-Jul-14

1 For technical questions, contact: <u>pmostechsupport@vishay.com</u>



# **RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual**



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

www.vishay.com 10



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.