## ATxmega128D4 / ATxmega64D4 / ATxmega32D4 / ATxmega16D4

## Features

- High-performance, low-power Atmel ${ }^{\circledR}$ AVR $^{\circledR}$ XMEGA ${ }^{\circledR} 8 / 16$-bit Microcontroller
- Nonvolatile program and data memories
- $16 \mathrm{~K}-128 \mathrm{KBytes}$ of in-system self-programmable flash
- $4 \mathrm{~K}-8 \mathrm{KBytes}$ boot section
- 1 K - 2 KBytes EEPROM
- 2K - 8KBytes internal SRAM
- Peripheral Features
- Four-channel event system
- Four 16 -bit timer/counters
- Two timer/counters with 4 output compare or input capture channels
- Two timer/counters with 2 output compare or input capture channels
- High-resolution extensions on all timer/counters
- Advanced waveform extension (AWeX) on one timer/counter
- Two USARTs with IrDA support for one USART
- Two Two wire interfaces with dual address match ( $I^{2} \mathrm{C}$ and SMBus compatible)
- Two serial peripheral interfaces (SPIs)
- CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3) generator
- 16-bit real time counter (RTC) with separate oscillator
- One twelve-channel, 12-bit, 200ksps Analog to Digital Converter
- Two Analog Comparators with window compare function, and current sources
- External interrupts on all general purpose $I / O$ pins
- Programmable watchdog timer with separate on-chip ultra low power oscillator
- QTouch ${ }^{\circledR}$ library support
- Capacitive touch buttons, sliders and wheels
- Special microcontroller features
- Power-on reset and programmable brown-out detection
- Internal and external clock options with PLL and prescaler
- Programmable multilevel interrupt controller
- Five sleep modes
- Programming and debug interfaces
- PDI (program and debug interface)
- I/O and packages
- 34 Programmable I/O pins
- 44 - lead TQFP
- 44 - pad VQFN/QFN
- 49 - ball VFBGA
- Operating voltage
- 1.6-3.6V
- Operating frequency
- $0-12 \mathrm{MHz}$ from 1.6 V
- $0-32 \mathrm{MHz}$ from 2.7 V


## 1. Ordering information

| Ordering Code | Flash (Bytes) | EEPROM <br> (Bytes) | SRAM (Bytes) | Speed (MHz) | Power Supply | Package ${ }^{(1)(2)(3)}$ | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ATxmega128D4-AU | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K | 32 | 1.6-3.6V | 44A | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
| ATxmega128D4-AUR ${ }^{(4)}$ | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K |  |  |  |  |
| ATxmega64D4-AU | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  |  |  |
| ATxmega64D4-AUR ${ }^{(4)}$ | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  |  |  |
| ATxmega32D4-AU | $32 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 4K |  |  |  |  |
| ATxmega32D4-AUR ${ }^{(4)}$ | $32 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 4K |  |  |  |  |
| ATxmega16D4-AU | 16K + 4K | 1K | 2K |  |  |  |  |
| ATxmega16D4-AUR ${ }^{(4)}$ | $16 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 2K |  |  |  |  |
| ATxmega128D4-MH | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K |  |  |  |  |
| ATxmega128D4-MHR ${ }^{(4)}$ | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K |  |  |  |  |
| ATxmega64D4-MH | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  |  |  |
| ATxmega64D4-MHR ${ }^{(4)}$ | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  | 44M1 |  |
| ATxmega32D4-MH | $32 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 4K |  |  |  |  |
| ATxmega32D4-MHR ${ }^{(4)}$ | $32 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 4K |  |  |  |  |
| ATxmega16D4-MH | 16K + 4K | 1K | 2K |  |  |  |  |
| ATxmega16D4-MHR ${ }^{(4)}$ | $16 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 2K |  |  |  |  |
| ATxmega128D4-CU | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K |  |  | 49C2 |  |
| ATxmega128D4-CUR ${ }^{(4)}$ | $128 \mathrm{~K}+8 \mathrm{~K}$ | 2K | 8K |  |  |  |  |
| ATxmega64D4-CU | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  |  |  |
| ATxmega64D4-CUR ${ }^{(4)}$ | $64 \mathrm{~K}+4 \mathrm{~K}$ | 2K | 4K |  |  |  |  |
| ATxmega32D4-CU | 32K + 4K | 1K | 4K |  |  |  |  |
| ATxmega32D4-CUR ${ }^{(4)}$ | $32 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 4K |  |  |  |  |
| ATxmega16D4-CU | 16K + 4K | 1K | 2K |  |  |  |  |
| ATxmega16D4-CUR ${ }^{(4)}$ | $16 \mathrm{~K}+4 \mathrm{~K}$ | 1K | 2K |  |  |  |  |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For packaging information see "Packaging information" on page 64.
4. Tape and Reel

| Package type |  |
| :--- | :--- |
| 44A | 44-lead, $10 \times 10 \mathrm{~mm}$ body size, 1.0 mm body thickness, 0.8 mm lead pitch, thin profile plastic quad flat package (TQFP) |
| 44M1 | 44-Pad, $7 \times 7 \times 1 \mathrm{~mm}$ body, lead pitch $0.50 \mathrm{~mm}, 5.20 \mathrm{~mm}$ exposed pad, thermally enhanced plastic very thin quad no lead package (VQFN) |
| 49C2 | 49-ball ( $7 \times 7$ Array), 0.65 mm pitch, $5.0 \times 5.0 \times 1.0 \mathrm{~mm}$, very thin, fine-pitch ball grid array package (VFBGA) |

## Typical Applications

| Industrial control | Climate control |
| :--- | :--- |
| Factory automation | RF and ZigBee ${ }^{\circledR}$ |

## 2. Pinout/Block diagram

Figure 2-1. Block diagram and QFN/TQFP pinout


Note: 1. For full details on pinout and pin functions refer to "Pinout and Pin Functions" on page 48.

Figure 2-2. VFBGA pinout


## Bottom view



|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | PA3 | AVCC | GND | PR1 | PR0 | PDI | PE3 |
| B | PA4 | PA1 | PA0 | GND | $\overline{\text { RESET/PDI_CLK }}$ | PE2 | VCC |
| $\mathbf{C}$ | PA5 | PA2 | PA6 | PA7 | GND | PE1 | GND |
| $\mathbf{D ~}$ | PB1 | PB2 | PB3 | PB0 | GND | PD7 | PE0 |
| E | GND | GND | PC3 | GND | PD4 | PD5 | PD6 |
| F | VCC | PC0 | PC4 | PC6 | PD0 | PD1 | PD3 |
| G | PC1 | PC2 | PC5 | PC7 | GND | VCC | PD2 |

## 3. Overview

The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA device achieves throughputs CPU approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.

The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.
The AVR XMEGA D4 devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; four-channel event system and programmable multilevel interrupt controller, 34 general purpose I/O lines, 16-bit real-time counter (RTC); four flexible, 16-bit timer/counters with compare and PWM channels; two USARTs; two two-wire serial interfaces (TWIs); two serial peripheral interfaces (SPIs); one twelvechannel, 12-bit ADC with optional differential input with programmable gain; two analog comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.
The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available.
The XMEGA D4 devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.
Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.

The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI interface. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.

All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

### 3.1 Block Diagram

Figure 3-1. XMEGA D4 Block Diagram


## 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

### 4.1 Recommended reading

- Atmel AVR XMEGA D manual
- XMEGA application notes

This device data sheet only contains part specific information with a short description of each peripheral and module. The XMEGA D manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals.

All documentations are available from www.atmel.com/avr.

## 5. Capacitive touch sensing

The Atmel QTouch library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression ${ }^{\circledR}\left(\right.$ AKS $\left.^{\circledR}\right)$ technology for unambiguous detection of key events. The QTouch library includes support for the QTouch and QMatrix acquisition methods.
Touch sensing can be added to any application by linking the appropriate Atmel QTouch library for the AVR microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.
The QTouch library is FREE and downloadable from the Atmel website at the following location:
http://www.atmel.com/tools/QTOUCHLIBRARY.aspx. For implementation details and other information, refer to the QTouch library user guide - also available for download from the Atmel website.

## 6. AVR CPU

### 6.1 Features

- 8/16-bit, high-performance Atmel AVR RISC CPU
- 137 instructions
- Hardware multiplier
- $32 \times 8$-bit registers directly connected to the ALU
- Stack in RAM
- Stack pointer accessible in I/O memory space
- Direct addressing of up to 16 MB of program memory and 16 MB of data memory
- True 16/24-bit access to 16/24-bit I/O registers
- Efficient support for 8-, 16-, and 32-bit arithmetic
- Configuration change protection of system-critical features


### 6.2 Overview

All Atmel AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and perform all calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute the program in the flash memory. Interrupt handling is described in a separate section, refer to "Interrupts and Programmable Multilevel Interrupt Controller" on page 26.

### 6.3 Architectural Overview

In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This enables instructions to be executed on every clock cycle. For details of all AVR instructions, refer to http://www.atmel.com/avr.

Figure 6-1. Block diagram of the AVR CPU architecture.


The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.
The ALU is directly connected to the fast-access register file. The $32 \times 8$-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be memory mapped in the data memory.
All I/O status and control registers reside in the lowest 4 KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from $0 \times 00$ to $0 \times 3 \mathrm{~F}$. The rest is the extended I/O memory space, ranging from $0 \times 0040$ to $0 x 0 F F F$. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is $0 \times 2000$.
Data addresses $0 \times 1000$ to $0 \times 1$ FFF are reserved for memory mapping of EEPROM.
The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for selfprogramming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for safe storing of nonvolatile data in the program memory.

### 6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories - arithmetic, logical, and bit functions. Both 8-and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit aritmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

### 6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

### 6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash programmemory ' 0 .' The program counter (PC) addresses the next instruction to be fetched.
Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.

### 6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The status register is not automatically stored when entering an interrupt routine nor restored when returning from an interrupt. This must be handled by software.
The status register is accessible in the I/O memory space.

### 6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed, it must be set to point above address 0x2000, and it must be defined before any subroutine calls are executed or before interrupts are enabled.
During interrupts or subroutine calls, the return address is automatically pushed on the stack. The return address can be two or three bytes, depending on program memory size of the device. For devices with 128 KB or less of program memory, the return address is two bytes, and hence the stack pointer is decremented/incremented by two. For devices with more than 128 KB of program memory, the return address is three bytes, and hence the SP is decremented/incremented by three. The return address is popped off the stack when returning from interrupts using the RETI instruction, and from subroutine calls using the RET instruction.
The SP is decremented by one when data are pushed on the stack with the PUSH instruction, and incremented by one when data is popped off the stack using the POP instruction.
To prevent corruption when updating the stack pointer from software, a write to SPL will automatically disable interrupts for up to four instructions or until the next I/O memory write.
After reset the stack pointer is initialized to the highest address of the SRAM. See Figure 7-2 on page 14.

### 6.8 Register File

The register file consists of $32 \times 8$-bit general purpose working registers with single clock cycle access time. The register file supports the following input/output schemes:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

Six of the 32 registers can be used as three 16-bit address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables in flash program memory.

## 7. Memories

### 7.1 Features

- Flash program memory
- One linear address space
- In-system programmable
- Self-programming and boot loader support
- Application section for application code
- Application table section for application code or data storage
- Boot section for application code or boot loader code
- Separate read/write protection lock bits for all sections
- Built in fast CRC check of a selectable flash program memory section
- Data memory
- One linear address space
- Single-cycle access from CPU
- SRAM
- EEPROM
- Byte and page accessible
- Optional memory mapping for direct load and store
- I/O memory
- Configuration and status registers for all peripherals and modules
- 16 bit-accessible general purpose registers for global variables or flags
- Production signature row memory for factory programmed data
- ID for each microcontroller device type
- Serial number for each device
- Calibration bytes for factory calibrated peripherals
- User signature row
- One flash page in size
- Can be read and written from software
- Content is kept after chip erase


### 7.2 Overview

The Atmel AVR architecture has two main memory spaces, the program memory and the data memory. Executable code can reside only in the program memory, while data can be stored in the program memory and the data memory. The data memory includes the internal SRAM, and EEPROM for nonvolatile data storage. All memory spaces are linear and require no memory bank switching. Nonvolatile memory (NVM) spaces can be locked for further write and read/write operations. This prevents unrestricted access to the application software.

A separate memory section contains the fuse bytes. These are used for configuring important system functions, and can only be written by an external programmer.
The available memory size configurations are shown in "Ordering information" on page 2. In addition, each device has a Flash memory signature row for calibration data, device identification, serial number etc.

### 7.3 Flash Program Memory

The Atmel AVR XMEGA devices contain on-chip, in-system reprogrammable flash memory for program storage. The flash memory can be accessed for read and write from an external programmer through the PDI or from application software running in the device.
All AVR CPU instructions are 16 or 32 bits wide, and each flash location is 16 bits wide. The flash memory is organized in two main sections, the application section and the boot loader section. The sizes of the different sections are fixed, but device-dependent. These two sections have separate lock bits, and can have different levels of protection. The store program memory (SPM) instruction, which is used to write to the flash from the application software, will only operate when executed from the boot loader section.

The application section contains an application table section with separate lock settings. This enables safe storage of nonvolatile data in the program memory.

Figure 7-1. Flash program memory (Hexadecimal address).

| Word address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ATxmega128D4 |  | ATxmega64D4 |  | ATxmega32D4 |  | ATxmega16D4 |  |
| 0 |  | 0 |  | 0 |  | 0 | Application section (128K/64K/32K/16K) |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | ... |
| EFFF | 1 | 77FF | 1 | 37FF | 1 | 17FF |  |
| F000 | 1 | 7800 | 1 | 3800 | 1 | 1800 | Application table section ( $4 \mathrm{~K} / 4 \mathrm{~K} / 4 \mathrm{~K} / 4 \mathrm{~K}$ ) |
| FFFF | 1 | 7FFF | 1 | 3FFF | 1 | 1FFF |  |
| 10000 | 1 | 8000 | 1 | 4000 | 1 | 2000 | Boot section ( $8 \mathrm{~K} / 4 \mathrm{~K} / 4 \mathrm{~K} / 4 \mathrm{~K}$ ) |
| 10FFF | 1 | 87FF | 1 | 47FF | 1 | 27FF |  |

### 7.3.1 Application Section

The Application section is the section of the flash that is used for storing the executable application code. The protection level for the application section can be selected by the boot lock bits for this section. The application section can not store any boot loader code since the SPM instruction cannot be executed from the application section.

### 7.3.2 Application Table Section

The application table section is a part of the application section of the flash memory that can be used for storing data. The size is identical to the boot loader section. The protection level for the application table section can be selected by the boot lock bits for this section. The possibilities for different protection levels on the application section and the application table section enable safe parameter storage in the program memory. If this section is not used for data, application code can reside here.

### 7.3.3 Boot Loader Section

While the application section is used for storing the application code, the boot loader software must be located in the boot loader section because the SPM instruction can only initiate programming when executing from this section. The SPM instruction can access the entire flash, including the boot loader section itself. The protection level for the boot loader section can be selected by the boot loader lock bits. If this section is not used for boot loader software, application code can be stored here.

### 7.3.4 Production Signature Row

The production signature row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and written to the corresponding peripheral registers from software. For details on calibration conditions, refer to "Electrical
Characteristics" on page 63.
The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in Table 7-1 on page 13.
The production signature row cannot be written or erased, but it can be read from application software and external programmers.

Table 7-1. Device ID bytes for Atmel AVR XMEGA D4 devices.

| Device | Device ID bytes |  |  |
| :---: | :--- | :--- | :--- |
|  | Byte 2 | Byte 1 | Byte 0 |
| ATxmega16D4 | 42 | 94 | 1 E |
| ATxmega32D4 | 42 | 95 | 1 E |
| ATxmega64D4 | 47 | 96 | 1 E |
| ATxmega128D4 | 47 | 97 | 1 E |

### 7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

### 7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, startup configuration, JTAG enable, and JTAG user ID.
The lock bits are used to set protection levels for the different flash sections (that is, if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.
An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero. Both fuses and lock bits are reprogrammable like the flash program memory.

### 7.5 Data Memory

The data memory contains the I/O memory, internal SRAM, optionally memory mapped EEPROM, and external memory if available. The data memory is organized as one continuous memory section, see Figure 7-2 on page 14. To simplify development, I/O Memory, EEPROM and SRAM will always have the same start addresses for all Atmel AVR XMEGA devices.

Figure 7-2. Data memory map (hexadecimal address).

| Byte address | ATxmega64D4 |
| ---: | :---: |
| 0 | I/O Registers (4K) |
| FFF |  |
| 1000 | EEPROM (2K) |
| 17 FF |  |
| 2000 | RESERVED |
| 2 FFF |  |


| Byte address | ATxmega32D4 |
| ---: | :--- |
| 0 | I/O Registers (4K) |
| FFF |  |
| 1000 | EEPROM (1K) |
| $13 F F$ |  |
| 2000 | RESERVED |
| $2 F F F$ | Internal SRAM (4K) |


| Byte address | ATxmega16D4 |
| ---: | :--- |
| 0 | I/O Registers (4K) |
| FFF |  |
| 1000 | EEPROM (1K) |
| $13 F F$ |  |
| 2000 | RESERVED |
| 27 FF | Internal SRAM (2K) |


| Byte address | ATxmega128D4 |
| ---: | :---: |
| 0 | I/O Registers (4K) |
| FFF |  |
| 1000 | EEPROM (2K) |
| 17 FF |  |
| 2000 | RESERVED |
| $3 F F F$ |  |

### 7.6 EEPROM

XMEGA D devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address $0 \times 1000$.

### 7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range of $0 \times 00$ to $0 \times 3 F$ directly. In the address range $0 \times 00-0 \times 1 \mathrm{~F}$, single-cycle instructions for manipulation and checking of individual bits are available.
The I/O memory address for all peripherals and modules in XMEGA D4 is shown in the "Peripheral Module Address Map" on page 53.

### 7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

### 7.8 Data Memory and Bus Arbitration

Since the data memory is organized as four separate sets of memories, the bus masters (CPU, etc.) can access different memory sections at the same time.

### 7.9 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the instruction summary for more details on instructions and instruction timing.

### 7.10 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

### 7.11 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

### 7.12 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.
Table 7-2 on page 15 shows the Flash Program Memory organization and Program Counter (PC) size. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer ( $Z[m: n]$ ) is used for addressing. The most significant bits in the address (FPAGE) give the page number and the least significant address bits (FWORD) give the word in the page.

Table 7-2. Number of words and Pages in the Flash.

| Devices | PC size | Flash size | Page Size | FWORD | FPAGE | Application |  | Boot |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bits | bytes | words |  |  | Size | No of pages | Size |  |
| No of pages |  |  |  |  |  |  |  |  |  |
| ATxmega16D4 | 14 | $16 \mathrm{~K}+4 \mathrm{~K}$ | 128 | $\mathrm{Z}[7: 1]$ | $\mathrm{Z}[13: 8]$ | 16 K | 64 | 4 K |  |
| ATxmega32D4 | 15 | $32 \mathrm{~K}+4 \mathrm{~K}$ | 128 | $\mathrm{Z}[7: 1]$ | $\mathrm{Z}[14: 8]$ | 32 K | 128 | 4 K |  |
| ATxmega64D4 | 16 | $64 \mathrm{~K}+4 \mathrm{~K}$ | 128 | $\mathrm{Z}[7: 1]$ | $\mathrm{Z}[15: 8]$ | 64 K | 256 | 4 K |  |
| ATxmega128D4 | 17 | $128 \mathrm{~K}+8 \mathrm{~K}$ | 128 | $\mathrm{Z}[9: 1]$ | $\mathrm{Z}[16: 8]$ | 128 K | 512 | 16 |  |

Table 7-3 on page 16 shows EEPROM memory organization for the Atmel AVR XMEGA D4 devices. EEEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM address register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

Table 7-3. Number of Bytes and Pages in the EEPROM.

| Devices | EEPROM | Page Size | E2BYTE | E2PAGE | No of Pages |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Size | bytes |  |  |  |
| ATxmega16D4 | 1 K | 32 | ADDR[4:0] | ADDR[10:5] | 32 |
| ATxmega32D4 | 1 K | 32 | ADDR[4:0] | ADDR[10:5] | 32 |
| ATxmega64D4 | 2 K | 32 | ADDR[4:0] | ADDR[10:5] | 64 |
| ATxmega128D4 | 2 K | 32 | ADDR[4:0] | ADDR[10:5] | 64 |

## 8. Event System

### 8.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- Peripherals can directly send, receive, and react to peripheral events
- CPU independent operation
- $100 \%$ predictable signal timing
- Short and guaranteed response time
- Four event channels for up to four different and parallel signal routing configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- Additional functions include
- Quadrature decoders
- Digital filtering of I/O pin state
- Works in active mode and idle sleep mode


### 8.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It also allows for synchronized timing of actions in several peripheral modules.
A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.
Figure 8-1 shows a basic diagram of all connected peripherals. The event system can directly connect together analog to digital converter, analog comparators, I/O port pins, the real-time counter, timer/counters, and IR communication module (IRCOM). Events can also be generated from software and the peripheral clock.

Figure 8-1. Event system overview and connected peripherals.


The event routing network consists of four software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to four parallel event routing configurations. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.

## 9. System Clock and Clock options

## $9.1 \quad$ Features

- Fast start-up time
- Safe run-time clock switching
- Internal oscillators:
- 32 MHz run-time calibrated and tuneable oscillator
- 2 MHz run-time calibrated oscillator
- 32.768 kHz calibrated oscillator
- 32 kHz ultra low power (ULP) oscillator with 1 kHz output
- External clock options
- $0.4 \mathrm{MHz}-16 \mathrm{MHz}$ crystal oscillator
- 32.768 kHz crystal oscillator
- External clock
- PLL with $20 \mathrm{MHz}-128 \mathrm{MHz}$ output frequency
- Internal and external clock options and 1 x to 31 x multiplication
- Lock detector
- Clock prescalers with $1 x$ to 2048x division
- Fast peripheral clocks running at two and four times the CPU clock
- Automatic run-time calibration of internal oscillators
- External oscillator and PLL lock failure detection with optional non-maskable interrupt


### 9.2 Overview

Atmel AVR XMEGA D4 devices have a flexible clock system supporting a large number of clock sources. It incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32 kHz ultra low power oscillator are disabled. After reset, the device will always start up running from the 2 MHz internal oscillator. During normal operation, the system clock source and prescalers can be changed from software at any time.
Figure 9-1 on page 19 presents the principal clock system in the XMEGA D4 family of devices. Not all of the clocks need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduction registers, as described in "Power Management and Sleep Modes" on page 21.

Figure 9-1. The clock system, clock sources and clock distribution.


### 9.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock sources can be directly enabled and disabled from software, while others are automatically enabled or disabled, depending on peripheral settings. After reset, the device starts up running from the 2 MHz internal oscillator. The other clock sources, DFLLs and PLL, are turned off by default.
The internal oscillators do not require any external components to run. For details on characteristics and accuracy of the internal oscillators, refer to the device datasheet.

### 9.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32 kHz clock. The 32 kHz ultra low power (ULP) internal oscillator is a very low power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides a

1 kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.

### 9.3.2 $\quad 32.768 \mathrm{kHz}$ Calibrated Internal Oscillator

This oscillator provides an approximate 32.768 kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768 kHz output and a 1.024 kHz output.

### 9.3.3 $\quad 32.768 \mathrm{kHz}$ Crystal Oscillator

A 32.768 kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

### 9.3.4 0.4-16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within $0.4-16 \mathrm{MHz}$.

### 9.3.5 2 MHz Run-time Calibrated Internal Oscillator

The 2 MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

### 9.3.6 32 MHz Run-time Calibrated Internal Oscillator

The 32 MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency looked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30 MHz and 55 MHz .

### 9.3.7 External Clock Sources

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768 kHz crystal oscillator.

### 9.3.8 PLL with 1x-31x Multiplication Factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a userselectable multiplication factor of from 1 to 31 . In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.

## 10. Power Management and Sleep Modes

### 10.1 Features

- Power management for adjusting power consumption and functions
- Five sleep modes
- Idle
- Power down
- Power save
- Standby
- Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes


### 10.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements.
This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.
All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.
In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

### 10.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.
The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

### 10.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, and event system are kept running. Any enabled interrupt will wake the device.

### 10.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the twowire interface address match interrupt, and asynchronous port interrupts.

### 10.3.3 Power-save Mode

Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.

### 10.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.

### 10.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.

## 11. System Control and Reset

### 11.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
- Power-on reset
- External reset
- Watchdog reset
- Brownout reset
- PDI reset
- Software reset
- Asynchronous operation
- No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code


### 11.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.
After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0 , but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.
The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

### 11.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

### 11.4 Reset Sources

### 11.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the $V_{C C}$ rises and reaches the POR threshold voltage $\left(\mathrm{V}_{\mathrm{POT}}\right)$, and this will start the reset sequence.

The POR is also activated to power down the device properly when the $\mathrm{V}_{\mathrm{CC}}$ falls and drops below the $\mathrm{V}_{\mathrm{POT}}$ level.
The $\mathrm{V}_{\mathrm{POT}}$ level is higher for falling $\mathrm{V}_{\mathrm{CC}}$ than for rising $\mathrm{V}_{\mathrm{CC}}$. Consult the datasheet for POR characteristics data.

### 11.4.2 Brownout Detection

The on-chip brownout detection (BOD) circuit monitors the $\mathrm{V}_{\mathrm{Cc}}$ level during operation by comparing it to a fixed, programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during chip erase and when the PDI is enabled.

### 11.4.3 External Reset

The external reset circuit is connected to the external $\overline{\text { RESET }}$ pin. The external reset will trigger when the $\overline{\operatorname{RESET}}$ pin is driven below the $\overline{\text { RESET }}$ pin threshold voltage, $\mathrm{V}_{\mathrm{RST}}$, for longer than the minimum pulse period, $\mathrm{t}_{\mathrm{EXT}}$. The reset will be held as long as the pin is kept low. The $\overline{\text { RESET }}$ pin includes an internal pull-up resistor.

### 11.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for one to two clock cycles of the 2 MHz internal oscillator. For more details see "WDT - Watchdog Timer" on page 25.

### 11.4.5 Software Reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the reset control register. The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to execute any instruction from when a software reset is requested until it is issued.

### 11.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during external programming and debugging. This reset source is accessible only from external debuggers and programmers.

## 12. WDT - Watchdog Timer

### 12.1 Features

- Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1 kHz output of the 32 kHz ultra low power oscillator
- 11 selectable timeout periods, from 8 ms to 8 s
- Two operation modes:
- Normal mode
- Window mode
- Configuration lock to prevent unwanted changes


### 12.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.
The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.

## 13. Interrupts and Programmable Multilevel Interrupt Controller

### 13.1 Features

- Short and predictable interrupt response time
- Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
- Interrupt prioritizing according to level and vector address
- Three selectable interrupt levels for all interrupts: low, medium and high
- Selectable, round-robin priority scheme within low-level interrupts
- Non-maskable interrupts for critical functions
- Interrupt vectors optionally placed in the application section or the boot loader section


### 13.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.
All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.
Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

### 13.3 Interrupt vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA D4 devices are shown in Table 13-1 on page 27. Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA D manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 13-1 on page 27. The program address is the word address.

Table 13-1. Reset and interrupt vectors.

| Program Address (Base Address) | Source | Interrupt Description |
| :---: | :---: | :---: |
| 0x000 | RESET |  |
| 0x002 | OSCF_INT_vect | Crystal Oscillator Failure Interrupt vector (NMI) |
| 0x004 | PORTC_INT_base | Port C Interrupt base |
| 0x008 | PORTR_INT_base | Port R Interrupt base |
| 0x014 | RTC_INT_base | Real Time Counter Interrupt base |
| 0x018 | TWIC_INT_base | Two-Wire Interface on Port C Interrupt base |
| 0x01C | TCC0_INT_base | Timer/Counter 0 on port C Interrupt base |
| 0x028 | TCC1_INT_base | Timer/Counter 1 on port C Interrupt base |
| 0x030 | SPIC_INT_vect | SPI on port C Interrupt vector |
| 0x032 | USARTC0_INT_base | USART 0 on port C Interrupt base |
| 0x040 | NVM_INT_base | Non-Volatile Memory Interrupt base |
| 0x044 | PORTB_INT_base | Port B Interrupt base |
| 0x056 | PORTE_INT_base | Port E Interrupt base |
| 0x05A | TWIE_INT_base | Two-Wire Interface on Port E Interrupt base |
| 0x05E | TCEO_INT_base | Timer/Counter 0 on port E Interrupt base |
| 0x080 | PORTD_INT_base | Port D Interrupt base |
| 0x084 | PORTA_INT_base | Port A Interrupt base |
| 0x088 | ACA_INT_base | Analog Comparator on Port A Interrupt base |
| 0x08E | ADCA_INT_base | Analog to Digital Converter on Port A Interrupt base |
| 0x09A | TCD0_INT_base | Timer/Counter 0 on port D Interrupt base |
| 0x0AE | SPID_INT_vector | SPI on port D Interrupt vector |
| 0x0B0 | USARTD0_INT_base | USART 0 on port D Interrupt base |

## 14. I/O Ports

### 14.1 Features

- 34 general purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
- Totem-pole
- Wired-AND
- Wired-OR
- Bus-keeper
- Inverted I/O
- Input with synchronous and/or asynchronous sensing with interrupts and events
- Sense both edges
- Sense rising edges
- Sense falling edges
- Sense low level
- Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
- Hardware read-modify-write through dedicated toggle/clear/set registers
- Configuration of multiple pins in a single operation
- Mapping of port registers into bit-accessible I/O memory space
- Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- Event channels can be output on port pin
- Remapping of digital peripheral pin functions
- Selectable USART, SPI, and timer/counter input/output pin locations


### 14.2 Overview

One port consists of up to eight port pins: pin 0 to 7 . Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.
All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.
The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.
The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, and PORTR.

### 14.3 Output Driver

All port pins (Pxn) have programmable output configuration.

### 14.3.1 Push-pull

Figure 14-1. I/O configuration - Totem-pole.


### 14.3.2 Pull-down

Figure 14-2. I/O configuration - Totem-pole with pull-down (on input).


### 14.3.3 Pull-up

Figure 14-3. I/O configuration - Totem-pole with pull-up (on input).


### 14.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was ' 1 ', and pull-down if the last level was ' 0 '.

Figure 14-4. I/O configuration - Totem-pole with bus-keeper.


### 14.3.5 Others

Figure 14-5. Output configuration - Wired-OR with optional pull-down.


Figure 14-6. I/O configuration - Wired-AND with optional pull-up.


### 14.4 Input sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 14-7.

Figure 14-7. Input sensing system overview.


When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

### 14.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. "Pinout and Pin Functions" on page 48 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.

## 15. TC0/1 - 16-bit Timer/Counter Type 0 and 1

### 15.1 Features

- Four 16-bit timer/counters
- Three timer/counters of type 0
- One timer/counter of type 1
- 32-bit timer/counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
- Four CC channels for timer/counters of type 0
- Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
- Frequency generation
- Single-slope pulse width modulation
- Dual-slope pulse width modulation
- Input capture:
- Input capture with noise cancelling
- Frequency capture
- Pulse width capture
- 32-bit input capture
- Timer overflow and error interrupts/events
- One compare match or input capture interrupt/event per CC channel
- Can be used with event system for:
- Quadrature decoding
- Count and direction control
- Capture
- High-resolution extension
- Increases frequency and waveform resolution by $4 x$ (2-bit) or $8 x$ (3-bit)
- Advanced waveform extension:
- Low- and high-side output with programmable dead-time insertion (DTI)
- Event controlled fault protection for safe disabling of drivers


### 15.2 Overview

Atmel AVR XMEGA devices have a set of four flexible 16-bit Timer/Counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.
A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.
A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.
There are two differences between timer/counter type 0 and type 1 . Timer/counter 0 has four CC channels, and timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0 . Only Timer/Counter 0 has the split mode feature that split it into two 8-bit Timer/Counters with four compare channels each.

Some timer/counters have extensions to enable more specialized waveform and frequency generation. The advanced waveform extension (AWeX) is intended for motor control and other power control applications. It enables low- and highside output with dead-time insertion, as well as fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.
The advanced waveform extension can be enabled to provide extra and more advanced features for the Timer/Counter. This are only available for Timer/Counter 0. See "AWeX - Advanced Waveform Extension" on page 35 for more details.

The high-resolution (hi-res) extension can be used to increase the waveform output resolution by four or eight times by using an internal clock source running up to four times faster than the peripheral clock. See "Hi-Res - High Resolution Extension" on page 36 for more details.

Figure 15-1. Overview of a Timer/Counter and closely related peripherals.


PORTC has one Timer/Counter 0 and one Timer/Counter1. PORTD and PORTE each has one Timer/Conter0. Notation of these are TCC0 (Time/Counter C0), TCC1, TCD0 and TCE0, respectively.

## 16. TC2 Timer/Counter Type 2

### 16.1 Features

- Six eight-bit timer/counters
- Three Low-byte timer/counter
- Three High-byte timer/counter
- Up to eight compare channels in each Timer/Counter 2
- Four compare channels for the low-byte timer/counter
- Four compare channels for the high-byte timer/counter
- Waveform generation
- Single slope pulse width modulation
- Timer underflow interrupts/events
- One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control


### 16.2 Overview

There are three Timer/Counter 2. These are realized when a Timer/Counter 0 is set in split mode. It is then a system of two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.

The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts and events. The two eight-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.
PORTC, PORTD and PORTE each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2), TCD2 and TCE2, respectively.

## 17. AWeX - Advanced Waveform Extension

### 17.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
- 8-bit resolution
- Separate high and low side dead-time setting
- Double buffered dead time
- Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
- Double buffered pattern generation
- Optional distribution of one compare channel output across the port pins
- Event controlled fault protection for instant and predictable fault triggering


### 17.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.
Each of the waveform generator outputs from the timer/counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the noninverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.
The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.

The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives flexibility in the selection of fault triggers.
The AWeX is available for TCCO. The notation of this is AWEXC.

## 18. Hi-Res - High Resolution Extension

### 18.1 Features

- Increases waveform generator resolution up to $8 x$ (three bits)
- Supports frequency, single-slope PWM, and dual-slope PWM generation
- Supports the AWeX when this is used for the same timer/counter


### 18.2 Overview

The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.
The hi-res extension uses the peripheral $4 x$ clock $\left(\mathrm{Clk}_{\text {PER } 4}\right)$. The system clock prescalers must be configured so the peripheral $4 x$ clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res extension is enabled.

There is one hi-res extension that can be enabled for each timer/counter on PORTC. The notation of this is HIRESC.

## 19. RTC - 16-bit Real-Time Counter

### 19.1 Features

- 16-bit resolution
- Selectable clock source
- 32.768 kHz external crystal
- External clock
- 32.768 kHz internal oscillator
- 32 kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match


### 19.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.
The reference clock is typically the 1.024 kHz output from a high-accuracy crystal of 32.768 kHz , and this is the configuration most optimized for low power consumption. The faster 32.768 kHz output can be selected if the RTC needs a resolution higher than 1 ms . The RTC can also be clocked from an external clock signal, the 32.768 kHz internal oscillator or the 32 kHz internal ULP oscillator.
The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768 kHz clock source, the maximum resolution is $30.5 \mu \mathrm{~s}$, and time-out periods can range up to 2000 seconds. With a resolution of 1 s , the maximum timeout period is more than 18 hours ( 65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 19-1. Real-time counter overview.


## 20. TWI - Two-Wire Interface

### 20.1 Features

- Two identical two-wire interface peripherals
- Bidirectional, two-wire communication interface
- Phillips $\mathrm{I}^{2} \mathrm{C}$ compatible
- System Management Bus (SMBus) compatible
- Bus master and slave operation supported
- Slave operation
- Single bus master operation
- Bus master in multi-master bus environment
- Multi-master arbitration
- Flexible slave address match functions
- 7-bit and general call address recognition in hardware
- 10-bit addressing supported
- Address mask register for dual address match or address range masking
- Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100 kHz and 400 kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)


### 20.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is $\mathrm{I}^{2} \mathrm{C}$ and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.
A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.
The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100 kHz and 400 kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.
The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.
The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.
It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different $V_{C C}$ voltage than used by the TWI bus.

PORTC and PORTE each has one TWI. Notation of these peripherals are TWIC and TWIE.

## 21. SPI - Serial Peripheral Interface

### 21.1 Features

- Two identical SPI peripherals
- Full-duplex, three-wire synchronous data transfer
- Master or slave operation
- Lsb first or msb first data transfer
- Eight programmable bit rates
- Interrupt flag at the end of transmission
- Write collision flag to indicate data collision
- Wake up from idle sleep mode
- Double speed master mode


### 21.2 Overview

The Serial Peripheral Interface (SPI) is a high-speed synchronous data transfer interface using three or four pins. It allows fast communication between an Atmel AVR XMEGA device and peripheral devices or between several microcontrollers. The SPI supports full-duplex communication.

A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions. PORTC and PORTD each has one SPI. Notation of these peripherals are SPIC and SPID.

## 22. USART

### 22.1 Features

- Two identical USART peripherals
- Full-duplex operation
- Asynchronous or synchronous operation
- Synchronous clock rates up to $1 / 2$ of the device clock frequency
- Asynchronous clock rates up to $1 / 8$ of the device clock frequency
- Supports serial frames with $5,6,7,8$, or 9 data bits and 1 or 2 stop bits
- Fractional baud rate generator
- Can generate desired baud rate from any system clock frequency
- No need for external oscillator with certain frequencies
- Built-in error detection and correction schemes
- Odd or even parity generation and parity check
- Data overrun and framing error detection
- Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
- Transmit complete
- Transmit data register empty
- Receive complete
- Multiprocessor communication mode
- Addressing scheme to address a specific devices on a multidevice bus
- Enable unaddressed devices to automatically ignore all frames
- Master SPI mode
- Double buffered operation
- Operation up to $1 / 2$ of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation


### 22.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex communication and asynchronous and synchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.
Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

The clock generator includes a fractional baud rate generator that is able to generate a wide range of USART baud rates from any system clock frequencies. This removes the need to use an external crystal oscillator with a specific frequency to achieve a required baud rate. It also supports external clock input in synchronous slave operation.
When the USART is set in master SPI mode, all USART-specific logic is disabled, leaving the transmit and receive buffers, shift registers, and baud rate generator enabled. Pin control and interrupt generation are identical in both modes. The registers are used in both modes, but their functionality differs for some control settings.
An IRCOM module can be enabled for one USART to support IrDA 1.4 physical compliant pulse modulation and demodulation for baud rates up to 115.2 kbps .
PORTC and PORTD each has one USART. Notation of these peripherals are USARTC0 and USARTD0 respectively.

## 23. IRCOM - IR Communication Module

### 23.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2 kbps
- Selectable pulse modulation scheme
- $3 / 16$ of the baud rate period
- Fixed pulse period, 8-bit programmable
- Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART


### 23.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2 Kbps . It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.

## 24. CRC - Cyclic Redundancy Check Generator

### 24.1 Features

- Cyclic redundancy check (CRC) generation and checking for
- Communication data
- Program or data in flash memory
- Data in SRAM and I/O memory space
- Integrated with flash memory and CPU
- Automatic CRC of the complete or a selectable range of the flash memory
- CPU can load data to the CRC generator through the I/O interface
- CRC polynomial software selectable to
- CRC-16 (CRC-CCITT)
- CRC-32 (IEEE 802.3)
- Zero remainder detection


### 24.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new $C R C$ result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.
Typically, an $n$-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than $n$ bits (any single alteration that spans no more than $n$ bits of the data), and will detect the fraction 1-2-n of all longer error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRCCCITT) and CRC-32 (IEEE 802.3).

## - CRC-16:

Polynomial: $\quad x^{16}+x^{12}+x^{5}+1$
Hex value: $0 \times 1021$

- CRC-32:

Polynomial: $\quad x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^{8}+x^{7}+x^{5}+x^{4}+x^{2}+x+1$
Hex value: 0x04C11DB7

## 25. ADC - 12-bit Analog to Digital Converter

### 25.1 Features

- One Analog to Digital Converters (ADC)
- 12-bit resolution
- Up to 200 thousand samples per second
- Down to $3.6 \mu$ s conversion time with 8 -bit resolution
- Down to $5.0 \mu \mathrm{~s}$ conversion time with 12 -bit resolution
- Differential and single-ended input
- Up to 12 single-ended inputs
- $12 \times 4$ differential inputs without gain
- $12 \times 4$ differential input with gain
- Built-in differential gain stage
- $1 / 2 x, 1 x, 2 x, 4 x, 8 x, 16 x, 32 x$, and $64 x$ gain options
- Single, continuous and scan conversion options
- Three internal inputs
- Internal temperature sensor
- $\mathrm{V}_{\mathrm{CC}}$ voltage divided by 10
- 1.1 V bandgap voltage
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Optional event triggered conversion for accurate timing
- Optional interrupt/event on compare result


### 25.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to 200 thousand samples per second (ksps). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.
The ADC measurements can either be started by application software or an incoming event from another peripheral in the device. The ADC measurements can be started with predictable timing, and without software intervention.
Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The $\mathrm{V}_{\mathrm{CC}} / 10$ and the bandgap voltage can also be measured by the ADC.
The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

Figure 25-1. ADC overview.


The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from $5.0 \mu \mathrm{~s}$ for 12 -bit to $3.6 \mu \mathrm{~s}$ for 8 -bit result.
ADC conversion results are provided left- or right adjusted with optional '1' or ' 0 ' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).
Notation of this peripheral is ADCA. The PORTA has ADCA inputs $0 . .7$ and PORTB has ADCA inputs 8..11.

## 26. AC - Analog Comparator

### 26.1 Features

- Two Analog Comparators (ACs)
- Selectable hysteresis
- No
- Small
- Large
- Analog comparator output available on pin
- Flexible input selection
- All pins on the port
- Bandgap reference voltage
- A 64-level programmable voltage scaler of the internal $\mathrm{V}_{\mathrm{CC}}$ voltage
- Interrupt and event generation on:
- Rising edge
- Falling edge
- Toggle
- Window function interrupt and event generation on:
- Signal above window
- Signal inside window
- Signal below window
- Constant current source with configurable output pin selection


### 26.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.
The important property of the analog comparator's dynamic behavior is the hysteresis. It can be adjusted in order to achieve the optimal operation for each application.

The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.
A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.
The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.

PORTA has one AC pair. Notation is ACA.

Figure 26-1. Analog comparator overview.


The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 26-2.

Figure 26-2. Analog comparator window function.


## 27. Programming and Debugging

### 27.1 Features

- Programming
- External programming through PDI interface
- Minimal protocol overhead for fast operation
- Built-in error detection and handling for reliable operation
- Boot loader support for programming through any communication interface
- Debugging
- Nonintrusive, real-time, on-chip debug system
- No software or hardware resources required from device except pin connection
- Program flow control
- Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
- Unlimited number of user program breakpoints
- Unlimited number of user data breakpoints, break on:
- Data location read, write, or both read and write
- Data location content equal or not equal to a value
- Data location content is greater or smaller than a value
- Data location content is within or outside a range
- No limitation on device clock frequency
- Program and Debug Interface (PDI)
- Two-pin interface for external programming and debugging
- Uses the Reset pin and a dedicated pin
- No I/O pins required during programming or debugging


### 27.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device.
The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPOM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassembler level.
Programming and debugging can be done through the PDI physical layer. This is a two-pin interface that uses the Reset pin for the clock input (PDI_CLK) and one other dedicated pin for data input and output (PDI_DATA). Any external programmer or on-chip debugger/emulator can be directly connected to this interface.

## 28. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 3. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

### 28.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

### 28.1.1 Operation/Power Supply

| $\mathrm{V}_{\mathrm{CC}}$ | Digital supply voltage |
| :--- | :--- |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |
| GND | Ground |

### 28.1.2 Port Interrupt functions

| SYNC | Port pin with full synchronous and limited asynchronous interrupt function |
| :--- | :--- |
| ASYNC | Port pin with full synchronous and full asynchronous interrupt function |

### 28.1.3 Analog functions

| ACn | Analog Comparator input pin $n$ |
| :--- | :--- |
| ACnOUT | Analog Comparator $n$ Output |
| ADCn | Analog to Digital Converter input pin $n$ |
| $A_{\text {REF }}$ | Analog reference input pin |

### 28.1.4 Timer/Counter and AWEX functions

| OCnxLS | Output Compare Channel x Low Side for Timer/Counter n |
| :--- | :--- |
| OCnxHS | Output Compare Channel $x$ High Side for Timer/Counter n |

### 28.1.5 Communication functions

| SCL | Serial Clock for TWI |
| :--- | :--- |
| SDA | Serial Data for TWI |
| XCKn | Transfer Clock for USART $n$ |
| RXDn | Receiver Data for USART $n$ |
| TXDn | Transmitter Data for USART $n$ |
| SS | Slave Select for SPI |
| MOSI | Master Out Slave In for SPI |
| MISO | Master In Slave Out for SPI |
| SCK | Serial Clock for SPI |

### 28.1.6 Oscillators, Clock and Event

| TOSCn | Timer Oscillator pin $n$ |
| :--- | :--- |
| XTALn | Input/Output for Oscillator pin $n$ |
| CLKOUT | Peripheral Clock Output |
| EVOUT | Event Channel Output |
| RTCOUT | RTC Clock Source Output |

### 28.1.7 Debug/System functions

| RESET | Reset pin |
| :--- | :--- |
| PDI_CLK | Program and Debug Interface Clock pin |
| PDI_DATA | Program and Debug Interface Data pin |

### 28.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.
For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the first table where this apply.

Table 28-1. Port A - alternate functions.

| PORT A | PIN\# | INTERRUPT | ADCA POS/GAINPOS | ADCA NEG | ADCA GAINNEG | ACAPOS | ACANEG | ACAOUT | REFA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | 38 |  |  |  |  |  |  |  |  |
| AVCC | 39 |  |  |  |  |  |  |  |  |
| PAO | 40 | SYNC | ADC0 | ADC0 |  | AC0 | AC0 |  | AREF |
| PA1 | 41 | SYNC | ADC1 | ADC1 |  | AC1 | AC1 |  |  |
| PA2 | 42 | SYNC/ASYNC | ADC2 | ADC2 |  | AC2 |  |  |  |
| PA3 | 43 | SYNC | ADC3 | ADC3 |  | AC3 | AC3 |  |  |
| PA4 | 44 | SYNC | ADC4 |  | ADC4 | AC4 |  |  |  |
| PA5 | 1 | SYNC | ADC5 |  | ADC5 | AC5 | AC5 |  |  |
| PA6 | 2 | SYNC | ADC6 |  | ADC6 | AC6 |  |  |  |
| PA7 | 3 | SYNC | ADC7 |  | ADC7 |  | AC7 | AC0OUT |  |

Table 28-2. Port B-alternate functions.

| PORT B | PIN\# | INTERRUPT | ADCAPOS/GAINPOS | REFB |
| :--- | :---: | :---: | :---: | :---: |
| PB0 | 4 | SYNC | ADC8 | AREF |
| PB1 | 5 | SYNC | ADC9 |  |
| PB2 | 6 | SYNC/ASYNC | ADC10 |  |
| PB3 | 7 | SYNC | ADC11 |  |

Table 28-3. Port C - alternate functions.

| PORT C | PIN\# | INTERRUPT | TCCO | AWEXC | TCC1 | USARTCO | SPIC | TWIC | cLockout | EVENTOUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | 8 |  |  |  |  |  |  |  |  |  |
| vcc | 9 |  |  |  |  |  |  |  |  |  |
| PCO | 10 | SYNC | OCOA | $\overline{\text { OCOALS }}$ |  |  |  | SDA |  |  |
| PC1 | 11 | SYNC | OCOB | OCOAHS |  | XCKO |  | SCL |  |  |
| PC2 | 12 | SYNC/ASYNC | OCOC | $\overline{\text { OCOBLS }}$ |  | RXDO |  |  |  |  |
| PC3 | 13 | SYNC | OCOD | OCOBHS |  | TXDO |  |  |  |  |
| PC4 | 14 | SYNC |  | OCOCLS | OC1A |  | $\overline{\text { SS }}$ |  |  |  |
| PC5 | 15 | SYNC |  | OCOCHS | OC1B |  | MOSI |  |  |  |
| PC6 | 16 | SYNC |  | OCODLS |  |  | MISO |  | $\mathrm{Clk}_{\text {RTC }}$ |  |
| PC7 | 17 | SYNC |  | OCODHS |  |  | SCK |  | $\mathrm{clk}_{\text {PER }}$ | EVOUT |

Notes: 1. Pin mapping of all TC0 can optionally be moved to high nibble of port
2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
3. Pin mapping of all USARTO can optionally be moved to high nibble of port.
4. Pins MOSI and SCK for all SPI can optionally be swapped.
5. CLKOUT can optionally be moved between port $\mathrm{C}, \mathrm{D}$ and E and between pin 4 and 7 .
6. EVOUT can optionally be moved between port $\mathrm{C}, \mathrm{D}$ and E and between pin 4 and 7 .

Table 28-4. Port D-alternate functions.

| PORT D | PIN \# | INTERRUPT | TCDO | USARTD0 | SPID | CLOCKOUT | EVENTOUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | 18 |  |  |  |  |  |  |
| vcc | 19 |  |  |  |  |  |  |
| PDO | 20 | SYNC | OCOA |  |  |  |  |
| PD1 | 21 | SYNC | OCOB | XCKO |  |  |  |
| PD2 | 22 | SYNC/ASYNC | OCOC | RXDO |  |  |  |
| PD3 | 23 | SYNC | OCOD | TXD0 |  |  |  |
| PD4 | 24 | SYNC |  |  | $\overline{\text { SS }}$ |  |  |
| PD5 | 25 | SYNC |  |  | MOSI |  |  |
| PD6 | 26 | SYNC |  |  | MISO |  |  |
| PD7 | 27 | SYNC |  |  | SCK | $\mathrm{clk}_{\text {PER }}$ | EVOUT |

Table 28-5. Port E-alternate functions.

| PORT E | PIN \# | INTERRUPT | TCEO | TWIE |
| :--- | :---: | :---: | :---: | :---: |
| PEO | 28 | SYNC | OCOA | SDA |
| PE1 | 29 | SYNC | OCOB | SCL |
| GND | 30 |  |  |  |


| PORT E | PIN \# | INTERRUPT | TCEO | TWIE |
| :--- | :---: | :---: | :---: | :---: |
| VCC | 31 |  |  |  |
| PE2 | 32 | SYNC/ASYNC | OCOC |  |
| PE3 | 33 | SYNC | OCOD |  |

Table 28-6. Port F - alternate functions.

| PORT R | PIN \# | INTERRUPT | PDI | XTAL | TOSC |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PDI | 34 |  | PDI_DATA |  |  |
| $\overline{\text { RESET }}$ | 35 |  | PDI_CLOCK |  |  |
| PRO | 36 | SYNC |  | XTAL2 | TOSC2 |
| PR1 | 37 | SYNC |  | XTAL1 | TOSC1 |

Note:

1. TOSC pins can optionally be moved to PE2/PE3

## 29. Peripheral Module Address Map

The address maps show the base address for each peripheral and module in Atmel AVR XMEGA D4. For complete register description and summary for each peripheral module, refer to the XMEGA D manual.

Table 29-1. Peripheral module address map.

| Base address | Name | Description |
| :---: | :---: | :---: |
| 0x0000 | GPIO | General purpose IO registers |
| 0x0010 | VPORT0 | Virtual Port 0 |
| 0x0014 | VPORT1 | Virtual Port 1 |
| 0x0018 | VPORT2 | Virtual Port 2 |
| 0x001C | VPORT3 | Virtual Port 2 |
| 0x0030 | CPU | CPU |
| 0x0040 | CLK | Clock control |
| 0x0048 | SLEEP | Sleep controller |
| 0x0050 | OSC | Oscillator control |
| 0x0060 | DFLLRC32M | DFLL for the 32 MHz internal RC oscillator |
| 0x0068 | DFLLRC2M | DFLL for the 2 MHz RC oscillator |
| 0x0070 | PR | Power reduction |
| 0x0078 | RST | Reset controller |
| 0x0080 | WDT | Watch-dog timer |
| 0x0090 | MCU | MCU control |
| 0x00A0 | PMIC | Programmable multilevel interrupt controller |
| 0x00B0 | PORTCFG | Port configuration |
| 0x0180 | EVSYS | Event system |
| 0x00D0 | CRC | CRC module |
| 0x01C0 | NVM | Nonvolatile memory (NVM) controller |
| 0x0200 | ADCA | Analog to digital converter on port A |
| 0x0380 | ACA | Analog comparator pair on port A |
| 0x0400 | RTC | Real time counter |
| 0x0480 | TWIC | Two wire interface on port C |
| 0x04A0 | TWIE | Two wire interface on port E |
| 0x0600 | PORTA | Port A |
| 0x0620 | PORTB | Port B |
| 0x0640 | PORTC | Port C |
| 0x0660 | PORTD | Port D |


| Base address | Name | Description |
| :---: | :---: | :---: |
| 0x0680 | PORTE | Port E |
| 0x07E0 | PORTR | Port R |
| 0x0800 | TCCO | Timer/counter 0 on port C |
| 0x0840 | TCC1 | Timer/counter 1 on port C |
| 0x0880 | AWEXC | Advanced waveform extension on port C |
| 0x0890 | HIRESC | High resolution extension on port C |
| $0 \times 08$ A0 | USARTC0 | USART 0 on port C |
| 0x08C0 | SPIC | Serial peripheral interface on port C |
| 0x08F8 | IRCOM | Infrared communication module |
| 0x0900 | TCD0 | Timer/counter 0 on port D |
| 0x09A0 | USARTD0 | USART 0 on port D |
| 0x09C0 | SPID | Serial peripheral interface on port D |
| 0x0A00 | TCEO | Timer/counter 0 on port E |

## 30. Instruction Set Summary

| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic and Logic Instructions |  |  |  |  |  |  |  |
| ADD | Rd, Rr | Add without Carry | Rd | $\leftarrow$ | $R d+\mathrm{Rr}$ | Z,C,N,V,S,H | 1 |
| ADC | Rd, Rr | Add with Carry | Rd | $\leftarrow$ | $\mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,S,H | 1 |
| ADIW | Rd, K | Add Immediate to Word | Rd | $\leftarrow$ | Rd $+1: R d+K$ | Z,C,N,v,s | 2 |
| SUB | Rd, Rr | Subtract without Carry | Rd | $\leftarrow$ | Rd-Rr | Z,C,N,V,S,H | 1 |
| SUBI | Rd, K | Subtract Immediate | Rd | $\leftarrow$ | Rd-K | Z,C,N,V,S,H | 1 |
| SBC | Rd, Rr | Subtract with Carry | Rd | $\leftarrow$ | Rd-Rr-C | Z,C,N,V,S,H | 1 |
| SBCI | Rd, K | Subtract Immediate with Carry | Rd | $\leftarrow$ | Rd-K-C | Z,C,N,V,S,H | 1 |
| SBIW | Rd, K | Subtract Immediate from Word | Rd +1 :Rd | $\leftarrow$ | Rd + 1:Rd-K | z,C,N,v,S | 2 |
| AND | Rd, Rr | Logical AND | Rd | $\leftarrow$ | $\mathrm{Rd} \cdot \mathrm{Rr}$ | Z,N,V,S | 1 |
| ANDI | Rd, K | Logical AND with Immediate | Rd | $\leftarrow$ | $\mathrm{Rd} \cdot \mathrm{K}$ | Z,N,V,S | 1 |
| OR | Rd, Rr | Logical OR | Rd | $\leftarrow$ | Rdv Rr | Z,N,V,S | 1 |
| ORI | Rd, K | Logical OR with Immediate | Rd | $\leftarrow$ | Rdv K | Z,N,V,S | 1 |
| EOR | Rd, Rr | Exclusive OR | Rd | $\leftarrow$ | $\mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V,S | 1 |
| COM | Rd | One's Complement | Rd | $\leftarrow$ | \$FF-Rd | z,C,N,v,s | 1 |
| NEG | Rd | Two's Complement | Rd | $\leftarrow$ | \$00-Rd | Z,C,N,V,s,H | 1 |
| SBR | Rd, ${ }^{\text {l }}$ | Set Bit(s) in Register | Rd | $\leftarrow$ | Rdv K | Z,N,V,S | 1 |
| CBR | Rd, ${ }^{\text {K }}$ | Clear Bit(s) in Register | Rd | $\leftarrow$ | Rd•(\$FFh - K) | Z,N,V,S | 1 |
| INC | Rd | Increment | Rd | $\leftarrow$ | Rd +1 | Z,N,V,S | 1 |
| DEC | Rd | Decrement | Rd | $\leftarrow$ | Rd-1 | Z,N,V,S | 1 |
| TST | Rd | Test for Zero or Minus | Rd | $\leftarrow$ | $\mathrm{Rd} \cdot \mathrm{Rd}$ | Z,N,V,S | 1 |
| CLR | Rd | Clear Register | Rd | $\leftarrow$ | $\mathrm{Rd} \oplus \mathrm{Rd}$ | z,N,V,s | 1 |
| SER | Rd | Set Register | Rd | $\leftarrow$ | \$FF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | R1:R0 | $\leftarrow$ | $\operatorname{Rd} \times \operatorname{Rr}(\mathrm{UU})$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | R1:R0 | $\leftarrow$ | $\operatorname{Rd} \times \operatorname{Rr}(\mathrm{SS})$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | R1:R0 | $\leftarrow$ | $\operatorname{Rd} \times \operatorname{Rr}(\mathrm{SU})$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1:R0 | $\leftarrow$ | Rdx $\mathrm{Rr} \ll 1$ (UU) | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1:R0 | $\leftarrow$ | $\mathrm{Rd} \times \mathrm{Rr} \ll 1$ (SS) | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1:R0 | $\leftarrow$ | Rdx $\mathrm{Rr} \ll 1$ (SU) | Z,C | 2 |
| DES | K | Data Encryption | if ( $\mathrm{H}=0$ ) then R15:R0 else if ( $H=1$ ) then R15:R0 | $\leftarrow$ | Encrypt(R15:RO, K) Decrypt(R15:RO, K) |  | 1/2 |
| Branch instructions |  |  |  |  |  |  |  |
| RJMP | k | Relative Jump | PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{z}, \\ & 0 \end{aligned}$ | None | 2 |
| EIJMP |  | Extended Indirect Jump to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}, \\ & \text { EIND } \end{aligned}$ | None | 2 |
| JMP | k | Jump | PC | $\leftarrow$ | k | None | 3 |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCALL | k | Relative Call Subroutine | PC | $\leftarrow$ | $P C+k+1$ | None | $2 / 3^{(1)}$ |
| ICALL |  | Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}, \\ & 0 \end{aligned}$ | None | $2 / 3^{(1)}$ |
| EICALL |  | Extended Indirect Call to (Z) | $\begin{array}{r} \mathrm{PC}(15: 0) \\ \mathrm{PC}(21: 16) \end{array}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Z}, \\ & \text { EIND } \end{aligned}$ | None | $3^{(1)}$ |
| CALL | k | call Subroutine | PC | $\leftarrow$ | k | None | $3 / 4^{(1)}$ |
| RET |  | Subroutine Return | PC | $\leftarrow$ | STACK | None | $4 / 5^{(1)}$ |
| RETI |  | Interrupt Return | PC | $\leftarrow$ | STACK | I | $4 / 5^{(1)}$ |
| CPSE | Rd,Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) PC | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd-Rr |  |  | Z,C,N,V,S,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd-Rr - C |  |  | Z,C,N,V,S,H | 1 |
| CPI | Rd, K | Compare with Immediate | Rd-K |  |  | Z,C,N,V,S,H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC}$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC}$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | A, b | Skip if Bit in I/O Register Cleared | if $(1 / O(A, b)=0) P C$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 2/3/4 |
| SBIS | A, b | Skip if Bit in I/O Register Set | If $(1 / O(A, b)=1) \mathrm{PC}$ | $\leftarrow$ | $\mathrm{PC}+2$ or 3 | None | 2/3/4 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | $1 / 2$ |
| BREQ | k | Branch if Equal | if $(Z=1)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then PC | $\leftarrow$ | $\mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRCC | k | Branch if Carry Cleared | if ( $\mathrm{C}=0$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRLO | k | Branch if Lower | if ( $C=1$ ) then PC | $\leftarrow$ | PC + k + 1 | None | $1 / 2$ |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRGE | k | Branch if Greater or Equal, Signed | if $(\mathrm{N} \oplus \mathrm{V}=0)$ then PC | $\leftarrow$ | $\mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |
| BRLT | k | Branch if Less Than, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then PC | $\leftarrow$ | PC + k + 1 | None | $1 / 2$ |
| BRHS | k | Branch if Half Carry Flag Set | if ( $H=1$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $\mathrm{H}=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRTS | k | Branch if T Flag Set | if $(\mathrm{T}=1)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRTC | k | Branch if T Flag Cleared | if ( $\mathrm{T}=0$ ) then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRIE | k | Branch if Interrupt Enabled | if $(1=1)$ then PC | $\leftarrow$ | $P C+k+1$ | None | $1 / 2$ |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then PC | $\leftarrow$ | PC $+\mathrm{k}+1$ | None | $1 / 2$ |
|  |  |  | $r$ instructions |  |  |  |  |
| MOV | Rd, Rr | Copy Register | Rd | $\leftarrow$ | Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Pair | $\mathrm{Rd}+1: \mathrm{Rd}$ | $\leftarrow$ | $\mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDI | Rd, K | Load Immediate | Rd | $\leftarrow$ | K | None | 1 |
| LDS | Rd, k | Load Direct from data space | Rd | $\leftarrow$ | (k) | None | $2^{(1)(2)}$ |
| LD | Rd, X | Load Indirect | Rd | $\leftarrow$ | (X) | None | $1^{(1)(2)}$ |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{X} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (X) \\ & X+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -X | Load Indirect and Pre-Decrement | $\begin{gathered} X \leftarrow X-1, \\ R d \end{gathered} \leftarrow(X)$ | $\leftarrow$ | $\begin{aligned} & X-1 \\ & (X) \end{aligned}$ | None | $2^{(1)(2)}$ |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | $\leftarrow$ | (Y) | None | $1^{(1)(2)}$ |
| LD | Rd, Y+ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{Y} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (Y) \\ & Y+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -Y | Load Indirect and Pre-Decrement | $\begin{array}{r} \mathrm{Y} \\ \mathrm{Rd} \end{array}$ | $\leftarrow$ | $\begin{aligned} & Y-1 \\ & (Y) \end{aligned}$ | None | $2^{(1)(2)}$ |
| LDD | Rd, Y + q | Load Indirect with Displacement | Rd | $\leftarrow$ | $(\mathrm{Y}+\mathrm{q})$ | None | $2^{(1)(2)}$ |
| LD | Rd, Z | Load Indirect | Rd | $\leftarrow$ | (Z) | None | $1^{(1)(2)}$ |
| LD | Rd, $\mathbf{Z}_{+}$ | Load Indirect and Post-Increment | $\begin{gathered} \mathrm{Rd} \\ \mathrm{Z} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & (Z) \\ & Z+1 \end{aligned}$ | None | $1^{(1)(2)}$ |
| LD | Rd, -Z | Load Indirect and Pre-Decrement | $\begin{array}{r} \mathrm{Z} \\ \mathrm{Rd} \end{array}$ | $\leftarrow$ | Z - 1, <br> (Z) | None | $2^{(1)(2)}$ |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | Rd | $\leftarrow$ | $(Z+q)$ | None | $2^{(1)(2)}$ |
| STS | k, Rr | Store Direct to Data Space | (k) | $\leftarrow$ | Rd | None | $2^{(1)}$ |
| ST | X, Rr | Store Indirect | (X) | $\leftarrow$ | Rr | None | $1^{(1)}$ |
| ST | X+, Rr | Store Indirect and Post-Increment | $(X)$ $X$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr}, \\ & \mathrm{X}+1 \end{aligned}$ | None | $1^{(1)}$ |
| ST | -X, Rr | Store Indirect and Pre-Decrement | $\begin{gathered} \mathrm{X} \\ (\mathrm{X}) \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & X-1, \\ & R r \end{aligned}$ | None | $2^{(1)}$ |
| ST | Y, Rr | Store Indirect | (Y) | $\leftarrow$ | Rr | None | $1^{(1)}$ |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and Post-Increment | (Y) | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr}, \\ & \mathrm{Y}+1 \end{aligned}$ | None | $1^{(1)}$ |
| ST | -Y, Rr | Store Indirect and Pre-Decrement | $\begin{gathered} Y \\ (Y) \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \mathrm{Y}-1, \\ & \mathrm{Rr} \end{aligned}$ | None | $2^{(1)}$ |
| STD | Y $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q})$ | $\leftarrow$ | Rr | None | $2^{(1)}$ |
| ST | Z, Rr | Store Indirect | (Z) | $\leftarrow$ | Rr | None | $1^{(1)}$ |
| ST | Z+, Rr | Store Indirect and Post-Increment | (Z) | $\leftarrow$ | $\begin{aligned} & \mathrm{Rr} \\ & \mathrm{Z}+1 \end{aligned}$ | None | $1^{(1)}$ |
| ST | -Z, Rr | Store Indirect and Pre-Decrement | Z | $\leftarrow$ | Z-1 | None | $2^{(1)}$ |
| STD | Z+q,Rr | Store Indirect with Displacement | $(\mathrm{Z}+\mathrm{q})$ | $\leftarrow$ | Rr | None | $2^{(1)}$ |
| LPM |  | Load Program Memory | Ro | $\leftarrow$ | (Z) | None | 3 |
| LPM | Rd, Z | Load Program Memory | Rd | $\leftarrow$ | (Z) | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Increment | $\begin{array}{r} \mathrm{Rd} \\ \mathrm{Z} \end{array}$ | $\leftarrow$ | $\begin{aligned} & (Z), \\ & Z+1 \end{aligned}$ | None | 3 |
| ELPM |  | Extended Load Program Memory | Ro | $\leftarrow$ | (RAMPZ:Z) | None | 3 |
| ELPM | Rd, Z | Extended Load Program Memory | Rd | $\leftarrow$ | (RAMPZ:Z) | None | 3 |
| ELPM | Rd, Z+ | Extended Load Program Memory and PostIncrement | $\begin{gathered} \mathrm{Rd} \\ \mathrm{Z} \end{gathered}$ | $\leftarrow$ | $\begin{aligned} & \text { (RAMPZ:Z), } \\ & \text { Z + } \end{aligned}$ | None | 3 |
| SPM |  | Store Program Memory | (RAMPZ:Z) | $\leftarrow$ | R1:R0 | None | - |


| Mnemonics | Operands | Description | Operation |  |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPM | Z+ | Store Program Memory and Post-Increment by 2 | (RAMPZ:Z) | $\leftarrow$ | $\begin{aligned} & \mathrm{R} 1: \mathrm{RO}, \\ & \mathrm{Z}+2 \end{aligned}$ | None | - |
| IN | Rd, A | In From I/O Location | Rd | $\leftarrow$ | I/O(A) | None | 1 |
| OUT | A, Rr | Out To I/O Location | I/O(A) | $\leftarrow$ | Rr | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK | $\leftarrow$ | Rr | None | $1^{(1)}$ |
| POP | Rd | Pop Register from Stack | Rd | $\leftarrow$ | STACK | None | $2^{(1)}$ |
| XCH | Z, Rd | Exchange RAM location | Temp Rd (Z) | $\stackrel{\leftarrow}{\leftarrow}$ | Rd, (Z), Temp | None | 2 |
| LAS | Z, Rd | Load and Set RAM location | Temp Rd (Z) | $\leftarrow$ | Rd, <br> (Z), <br> Temp v (Z) | None | 2 |
| LAC | Z, Rd | Load and Clear RAM location | Temp Rd (Z) | $\leftarrow$ | $\begin{aligned} & \text { Rd, } \\ & \text { (Z), } \\ & (\$ F F h-R d) \bullet(Z) \end{aligned}$ | None | 2 |
| LAT | Z, Rd | Load and Toggle RAM location | Temp Rd (Z) | $\leftarrow$ | Rd, (Z), Temp $\oplus(Z)$ | None | 2 |
| Bit and bit-test instructions |  |  |  |  |  |  |  |
| LSL | Rd | Logical Shift Left | $\begin{array}{r} \operatorname{Rd}(n+1) \\ \operatorname{Rd}(0) \\ C \end{array}$ | $\leftarrow$ | $\begin{aligned} & \operatorname{Rd}(n), \\ & 0, \\ & \operatorname{Rd}(7) \end{aligned}$ | Z,C,N, V, H | 1 |
| LSR | Rd | Logical Snift Right | $\begin{gathered} \operatorname{Rd}(\mathrm{n}) \\ \operatorname{Rd}(7) \\ \mathrm{C} \end{gathered}$ | $\stackrel{\leftarrow}{\leftarrow}$ | $\begin{aligned} & \operatorname{Rd}(n+1), \\ & 0, \\ & \operatorname{Rd}(0) \end{aligned}$ | Z,C,N, v | 1 |
| ROL | Rd | Rotate Left Through Carry | $\begin{array}{r} \operatorname{Rd}(0) \\ \operatorname{Rd}(\mathrm{n}+1) \\ \mathrm{C} \end{array}$ | $\leftarrow$ | c, $\operatorname{Rd}(\mathrm{n})$, Rd(7) | Z,C,N, V, H | 1 |
| ROR | Rd | Rotate Right Through Carry | $\begin{gathered} \operatorname{Rd}(7) \\ \operatorname{Rd}(\mathrm{n}) \\ \mathrm{C} \end{gathered}$ | $\stackrel{\leftarrow}{\leftarrow}$ | $\begin{aligned} & \mathrm{C}, \\ & \operatorname{Rd}(\mathrm{n}+1), \\ & \operatorname{Rd}(0) \end{aligned}$ | Z,C,N, v | 1 |
| ASR | Rd | Arithmetic Snift Right | Rd( n ) | $\leftarrow$ | $\operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N, v | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3.0)$ | $\leftrightarrow$ | Rd (7..4) | None | 1 |
| BSET | s | Flag Set | SREG(s) | $\leftarrow$ | 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) | $\leftarrow$ | 0 | SREG(s) | 1 |
| SBI | A, b | Set Bit in I/O Register | I/O(A, b) | $\leftarrow$ | 1 | None | 1 |
| CBI | A, b | Clear Bit in I/O Register | 1/O(A, b) | $\leftarrow$ | 0 | None | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to $T$ | T | $\leftarrow$ | $\operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | Rd (b) | $\leftarrow$ | T | None | 1 |
| SEC |  | Set Carry | C | $\leftarrow$ | 1 | C | 1 |
| CLC |  | Clear Carry | C | $\leftarrow$ | 0 | c | 1 |
| SEN |  | Set Negative Flag | N | $\leftarrow$ | 1 | N | 1 |
| CLN |  | Clear Negative Flag | N | $\leftarrow$ | 0 | N | 1 |
| SEZ |  | Set Zero Flag | Z | $\leftarrow$ | 1 | z | 1 |
| CLZ |  | Clear Zero Flag | z | $\leftarrow$ | 0 | z | 1 |
| SEI |  | Global Interrupt Enable | 1 | $\leftarrow$ | 1 | 1 | 1 |
| CLI |  | Global Interrupt Disable | 1 | $\leftarrow$ | 0 | 1 | 1 |


| Mnemonics | Operands | Description | Operation |  | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SES |  | Set Signed Test Flag | S | $\leftarrow 1$ | s | 1 |
| CLS |  | Clear Signed Test Flag | S | $\leftarrow 0$ | s | 1 |
| SEV |  | Set Two's Complement Overfiow | v | $\leftarrow 1$ | v | 1 |
| CLV |  | Clear Two's Complement Overflow | v | $\leftarrow 0$ | v | 1 |
| SET |  | Set T in SREG | T | $\leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | T | $\leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | H | $\leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | H | $\leftarrow 0$ | H | 1 |
| MCU control instructions |  |  |  |  |  |  |
| BREAK |  | Break | (See specific descr. for BREAK) |  | None | 1 |
| NOP |  | No Operation |  |  | None | 1 |
| SLEEP |  | Sleep | (see specific d | scr. for Sleep) | None | 1 |
| WDR |  | Watchdog Reset | (see specific d | scr. for WDR) | None | 1 |

Notes: 1. Cycle times for data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
2. One extra cycle must be added when accessing internal SRAM.

## 31. Packaging information

### 31.1 44A



### 31.2 44M1



### 31.349 C 2



## 32. Electrical Characteristics

All typical values are measured at $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

### 32.1 ATxmega16D4

### 32.1.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-1 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-1. Absolute maximum ratings.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | -0.3 |  | 4 | V |
| $\mathrm{I}_{\mathrm{VCC}}$ | Current into a $\mathrm{V}_{\mathrm{CC}}$ pin |  |  |  | 200 | mA |
| $\mathrm{I}_{\text {GND }}$ | Current out of a Gnd pin |  |  |  | 200 |  |
| $\mathrm{V}_{\text {PIN }}$ | Pin voltage with respect to Gnd and $\mathrm{V}_{\mathrm{cc}}$ |  | -0.5 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {PIN }}$ | I/O pin sink/source current |  | -25 |  | 25 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Storage temperature |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  |  |  | 150 |  |

### 32.1.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-2 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-2. General operating conditions.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | 1.60 |  | 3.6 |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | 1.60 |  | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |

Table 32-3. Operating voltage and frequency.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {CPU }}$ | CPU clock frequency | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | 0 |  | 12 |  |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ | 0 |  | 32 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 0 |  | 32 |  |

The maximum CPU clock frequency depends on $\mathrm{V}_{\mathrm{CC}}$. As shown in Figure 32-15 the Frequency vs. $\mathrm{V}_{\mathrm{CC}}$ curve is linear between $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.

Figure 32-1. Maximum Frequency vs. $\mathbf{V}_{\mathrm{Cc}}$.


### 32.1.3 Current consumption

Table 32-4. Current consumption for Active mode and sleep modes.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active power consumption ${ }^{(1)}$ | 32kHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 40 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 80 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 200 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 410 |  |  |
|  |  | 2MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 350 | 600 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.75 | 1.4 | mA |
|  |  | 32MHz, Ext. Clk |  |  | 7.5 | 12 |  |
|  | Idle power consumption | 32kHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 2.0 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 2.8 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 42 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 85 |  |  |
|  |  | 2MHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 85 | 225 |  |
| $I_{C C}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 170 | 350 |  |
|  |  | 32MHz, Ext. Clk |  |  | 2.7 | 5.5 | mA |
|  | Power-down power consumption | $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 2.0 | 4.5 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.4 | 3.0 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 3.0 | 6.0 |  |
|  | Power-save power consumption ${ }^{(2)}$ | RTC from ULP clock, WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 1.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.5 |  |  |
|  |  | RTC from 1.024 kHz low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 0.6 | 2.0 |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 0.7 | 2.0 |  |
|  |  | RTC from low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 0.8 | 3.0 |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 1.0 | 3.0 |  |
|  | Reset power consumption | Current through $\overline{\text { RESET }}$ pin substracted | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 300 |  |  |

Notes: 1. All Power Reduction Registers set.
2. Maximum limits are based on characterization, and not tested in production.

Table 32-5. Current consumption for modules and peripherals.


Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Cl} \mathrm{k}_{\mathrm{SYS}}=1 \mathrm{MHz}$ external clock without prescaling, $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other conditions are given.

### 32.1.4 Wake-up time from sleep modes

Table 32-6. Device wake-up time from sleep modes with various system clock sources.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wakeup }}$ | Wake-up time from idle, standby, and extended standby mode | External 2MHz clock |  | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | 32.768 kHz internal oscillator |  | 120 |  |  |
|  |  | 2 MHz internal oscillator |  | 2.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 0.2 |  |  |
|  | Wake-up time from power-save and power-down mode | External 2MHz clock |  | 5.0 |  |  |
|  |  | 32.768 kHz internal oscillator |  | 320 |  |  |
|  |  | 2 MHz internal oscillator |  | 9.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 5.0 |  |  |

Note:

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-2. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-2. Wake-up time definition.


### 32.1.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-7. I/O pin characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}^{(1) /} \\ & \mathrm{I}_{\mathrm{LL}}^{(2)} \end{aligned}$ | I/O pin source/sink current |  |  | -20 |  | 20 | mA |
| $\mathrm{V}_{1+}$ | High level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.4-3.6 \mathrm{~V}$ |  | $0.7 *$ Vcc |  | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.4 \mathrm{~V}$ |  | $0.8 * V_{\text {cc }}$ |  | $\mathrm{V}_{\text {cc }}+0.5$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.4-3.6 \mathrm{~V}$ |  | -0.5 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.4 \mathrm{~V}$ |  | -0.5 |  | $0.2 * V_{\text {cC }}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.6 | 2.9 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.1 | 2.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 1.4 | 1.6 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 | 0.76 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.3 | 0.64 |  |
|  |  | $\mathrm{V}_{C \mathrm{C}}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{LL}}=3 \mathrm{~mA}$ |  | 0.2 | 0.46 |  |
| $\mathrm{I}_{\text {I }}$ | Input leakage current I/O pin | $\mathrm{T}=25^{\circ} \mathrm{C}$ |  |  | <0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{P}}$ | Pull/buss keeper resistor |  |  |  | 25 |  | $\mathrm{k} \Omega$ |

Notes: 1. The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTA and PORTB must not exceed 100 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTC, PORTD, PORTE must for each port not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for pins PF[0-5] on PORTF must not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100 mA .
2. The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTA and PORTB must not exceed 100 mA

The sum of all $I_{\text {OL }}$ for PORTC, PORTD, PORTE must for each port not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[0-5] on PORTF must not exceed 200mA.
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100 mA .

### 32.1.6 ADC characteristics

Table 32-8. Power supply, reference and input range.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {REF }}$ | Reference voltage |  | 1 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ |  |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched |  |  | 4.5 | $k \Omega$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance | Switched |  |  | 5 | pF |
| $\mathrm{R}_{\text {AREF }}$ | Reference input resistance | (leakage only) |  | >10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {AREF }}$ | Reference input capacitance | Static load |  | 7 |  | pF |
| Vin | Input range |  | 0 |  | $V_{\text {REF }}$ | V |
|  | Conversion range | Differential mode, Vinp - Vinn | $-V_{\text {REF }}$ |  | $V_{\text {REF }}$ |  |
|  | Conversion range | Single ended unsigned mode, Vinp | $-\Delta V$ |  | $\mathrm{V}_{\text {REF }}-\Delta \mathrm{V}$ |  |

Table 32-9. Clock and timing.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {ADC }}$ | ADC clock frequency | Maximum is $1 / 4$ of peripheral clock frequency | 100 |  | 1800 | kHz |
|  |  | Measuring internal signals |  | 125 |  |  |
| $\mathrm{f}_{\text {CIKADC }}$ | Sample rate |  | 16 |  | 300 | ksps |
| $\mathrm{f}_{\text {ADC }}$ | Sample rate | Current limitation (CURRLIMIT) off |  |  | 300 |  |
|  |  | CURRLIMIT = LOW |  |  | 250 |  |
|  |  | CURRLIMIT $=$ MEDIUM |  |  | 150 |  |
|  |  | CURRLIMIT $=$ HIGH |  |  | 50 |  |
|  | Sampling time | Configurable in steps of $1 / 2 \mathrm{Clk}_{\text {ADC }}$ cycles up to $32 \mathrm{Clk}_{\text {ADC }}$ cycles | 0.28 |  | 320 | $\mu \mathrm{s}$ |
|  | Conversion time (latency) | $\begin{aligned} & (\text { RES }+1) / 2+\text { GAIN } \\ & \text { RES }(\text { Resolution })=8 \text { or } 12, \text { GAIN }=0 \text { to } 3 \end{aligned}$ | 4.5 |  | 10 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Start-up time | ADC clock cycles |  | 12 | 24 |  |
|  | ADC settling time | After changing reference or input mode |  | 7 | 7 |  |

Table 32-10. Accuracy characteristics.

| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | 12-bit resolution | Differential | 8 | 12 | 12 | Bits |
|  |  |  | Single ended signed | 7 | 11 | 11 |  |
|  |  |  | Single ended unsigned | 8 | 12 | 12 |  |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | Differential mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 0.5 | 1 | Isb |
|  |  |  | 16ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.8 | 2 |  |
|  |  |  | 200ksps, $\mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 0.6 | 1 |  |
|  |  |  | 200ksps, all $\mathrm{V}_{\text {REF }}$ |  | 1 | 2 |  |
|  |  | Single ended unsigned mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 0.5 | 1 |  |
|  |  |  | 16ksps, all $\mathrm{V}_{\text {REF }}$ |  | 1.3 | 2 |  |
| DNL ${ }^{(1)}$ | Differential non-linearity | Differential mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 0.3 | 1 |  |
|  |  |  | 16 ksps , all $\mathrm{V}_{\text {REF }}$ |  | 0.5 | 1 |  |
|  |  |  | 200ksps, $\mathrm{V}_{\mathrm{REF}}=3 \mathrm{~V}$ |  | 0.35 | 1 |  |
|  |  |  | 200ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.5 | 1 |  |
|  |  | Single ended unsigned mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 0.6 | 1 |  |
|  |  |  | 16ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.6 | 1 |  |
|  | Offset Error | Differential mode |  |  | 8 |  | mV |
|  |  |  | Temperature drift |  | 0.01 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  |  | Operating voltage drift |  | 0.25 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain Error | Differential mode | External reference |  | -5 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -5 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -6 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.02 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
|  |  | Single ended unsigned mode | External reference |  | -8 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -8 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -8 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.03 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external VREF is used.

Table 32-11. Gain stage characteristics.

| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched in normal mode |  | 4.0 |  | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched in normal mode |  | 4.4 |  | pF |
|  | Signal range | Gain stage output | 0 |  | $\mathrm{AV}_{\text {CC }}-0.6$ | V |
|  | Propagation delay | ADC conversion rate | 1/2 | 1 | 3 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Clock frequency | Same as ADC | 100 |  | 1800 | kHz |
|  |  | $0.5 x$ gain, normal mode |  | -1 |  |  |
|  | Gain Error | 1 x gain, normal mode |  | -1 |  | \% |
|  | Gain Er | 8 x gain, normal mode |  | -1 |  |  |
|  |  | $64 x$ gain, normal mode |  | 10 |  |  |
|  |  | $0.5 x$ gain, normal mode |  | 10 |  |  |
|  | Offset Error, | 1 x gain, normal mode |  | 5 |  |  |
|  | input referred | 8 x gain, normal mode |  | -20 |  |  |
|  |  | $64 x$ gain, normal mode |  | -150 |  |  |

### 32.1.7 Analog Comparator Characteristics

Table 32-12. Analog Comparator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {off }}$ | Input offset voltage | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | $< \pm 10$ |  | mV |
| $\mathrm{I}_{\mathrm{k}}$ | Input leakage current | $\mathrm{V}_{\mathrm{cc}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | <1 |  | nA |
|  | Input voltage range |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}$ | V |
|  | AC startup time |  |  | 100 |  | $\mu \mathrm{s}$ |
| $V_{\text {hys1 }}$ | Hysteresis, none | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 0 |  | mV |
| $V_{\text {hys2 }}$ | Hysteresis, small | $\mathrm{V}_{\mathrm{cc}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 11 |  |  |
| $V_{\text {hys3 }}$ | Hysteresis, large | $\mathrm{V}_{C C}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 26 |  |  |
| $\mathrm{t}_{\text {delay }}$ | Propagation delay | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}=85^{\circ} \mathrm{C}$ |  | 16 | 90 | ns |
|  |  | $\mathrm{V}_{C C}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 16 |  |  |
|  | 64-level voltage scaler | Integral non-linearity (INL) |  | 0.3 | 0.5 | Isb |

### 32.1.8 Bandgap and Internal 1.0V Reference Characteristics

Table 32-13. Bandgap and Internal 1.0V reference characteristics.


### 32.1.9 Brownout Detection Characteristics

Table 32-14. Brownout detection characteristics ${ }^{(1)}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BOT }}$ | $B O D$ level 0 falling $V_{C C}$ |  | 1.50 | 1.62 | 1.75 | V |
|  | $B O D$ level 1 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.8 |  |  |
|  | $B O D$ level 2 falling $V_{C C}$ |  |  | 2.0 |  |  |
|  | BOD level 3 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.2 |  |  |
|  | BOD level 4 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.4 |  |  |
|  | $B O D$ level 5 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.6 |  |  |
|  | $B O D$ level 6 falling $V_{C C}$ |  |  | 2.8 |  |  |
|  | BOD level 7 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 3.0 |  |  |
| $t_{\text {BOD }}$ | Detection time | Continuous mode |  | 0.4 |  | $\mu \mathrm{s}$ |
|  |  | Sampled mode |  | 1000 |  |  |
| $\mathrm{V}_{\mathrm{HYST}}$ | Hysteresis |  |  | 1.2 |  | \% |

Note: 1. BOD is calibrated at $85^{\circ} \mathrm{C}$ within $B O D$ level 0 values, and BOD level 0 is the default level.

### 32.1.10 External Reset Characteristics

Table 32-15. External reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {EXT }}$ | Minimum reset pulse width |  | 1000 | 90 |  | ns |
| $\mathrm{V}_{\text {RST }}$ | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | $0.6 * V_{\text {CC }}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=1.6-2.7 \mathrm{~V}$ | $0.6 * V_{\text {CC }}$ |  |  |  |
|  | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  |  | $0.5 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.7 \mathrm{~V}$ |  |  | $0.4 * V_{\text {cc }}$ |  |
| $\mathrm{R}_{\text {RST }}$ | Reset pin pull-up resistor |  |  | 25 |  | $\mathrm{k} \Omega$ |

### 32.1.11 Power-on Reset Characteristics

Table 32-16. Power-on reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POT- }}{ }^{(1)}$ | POR threshold voltage falling $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ falls faster than $1 \mathrm{~V} / \mathrm{ms}$ | 0.4 | 1.0 |  |  |
|  | $\mathrm{~V}_{\mathrm{CC}}$ falls at $1 \mathrm{~V} / \mathrm{ms}$ or slower | 0.8 | 1.0 |  |  |  |
| $\mathrm{~V}_{\text {POT+ }}$ | POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.3 | 1.59 | V |

Note: 1. $\mathrm{V}_{\text {РOT- }}$ values are only valid when $B O D$ is disabled. When $B O D$ is enabled $V_{\text {POT- }}=V_{\text {POT+ }}$.

### 32.1.12 Flash and EEPROM Memory Characteristics

Table 32-17. Endurance and data retention.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Flash | Write/Erase cycles | $25^{\circ} \mathrm{C}$ | 10K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 10K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |
|  | EEPROM | Write/Erase cycles | $25^{\circ} \mathrm{C}$ | 100K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 100K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |

Table 32-18. Programming time.


Notes: 1. Programming is timed from the 2 MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

### 32.1.13 Clock and Oscillator Characteristics

### 32.1.13.1 Calibrated 32.768 kHz Internal Oscillator characteristics

Table 32-19. $\quad 32.768 \mathrm{kHz}$ internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency |  |  | 32.768 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -0.5 |  | 0.5 | $\%$ |
|  | User calibration accuracy |  | -0.5 |  | 0.5 | $\%$ |

### 32.1.13.2 Calibrated 2MHz RC Internal Oscillator characteristics

Table 32-20. 2 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 1.8 |  | 2.2 |  |
|  | Factory calibrated frequency |  |  | 2.0 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  |  |  |  |
|  | User calibration accuracy |  | -1.5 |  | 1.5 |  |
|  | DFLL calibration stepsize |  | -0.2 |  | 0.2 | $\%$ |
|  |  |  |  | 0.18 |  |  |

### 32.1.13.3 Calibrated and tunable 32 MHz internal oscillator characteristics

Table 32-21. 32 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 30 | 32 | 55 |  |
|  | Factory calibrated frequency |  |  | 32 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |  |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration step size |  |  | 0.19 |  |  |

32.1.13.4 32kHz Internal ULP Oscillator characteristics

Table 32-22. 32kHz internal ULP oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Factory calibrated frequency |  |  | 32 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -12 |  | 12 | $\%$ |
|  | Accuracy |  | -30 |  | 30 |  |

### 32.1.13.5 Internal Phase Locked Loop (PLL) characteristics

Table 32-23. Internal PLL characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input frequency | Output frequency must be within $\mathrm{f}_{\text {OUT }}$ | 0.4 |  | 64 | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output frequency ${ }^{(1)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 20 |  | 48 |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 20 |  | 128 |  |
|  | Start-up time |  |  | 25 |  |  |
|  | Re-lock time |  |  | 25 |  | $\mu \mathrm{s}$ |

Note: $\quad$ 1. The maximum output frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and can never be higher than four times the maximum CPU frequency.

### 32.1.13.6 External clock characteristics

Figure 32-3. External clock drive waveform.


Table 32-24. External clock $^{(1)}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(2)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 0 |  | 90 | MHz |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 0 |  | 142 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 11 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 7.0 |  |  |  |
| $\mathrm{t}_{\mathrm{CH} / \mathrm{CL}}$ | Clock high/low time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{V}_{\text {IL/IH }}$ | Low/high level input voltage |  | See Table 32-7 on page 68 |  |  | V |
| $\Delta \mathrm{t}_{\mathrm{CK}}$ | Reduction in period time from one clock cycle to the next |  |  |  | 10 | \% |

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and the same applies for all other parameters with supply voltage conditions.
32.1.13.7 External 16MHz crystal oscillator and XOSC characteristics

Table 32-25. External 16MHz crystal oscillator and XOSC characteristics.


32.1.13.8 External 32.768 kHz crystal oscillator and TOSC characteristics

Table 32-26. External 32.768 kHz crystal oscillator and TOSC characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESR/R1 | Recommended crystal equivalent series resistance (ESR) | Crystal load capacitance 6.5pF |  |  | 60 | $\mathrm{k} \Omega$ |
|  |  | Crystal load capacitance 9.0pF |  |  | 35 |  |
|  |  | Crystal load capacitance 12pF |  |  | 28 |  |
| $\mathrm{C}_{\text {TOSC1 }}$ | Parasitic capacitance TOSC1 pin |  |  | 3.5 |  | pF |
| $\mathrm{C}_{\text {TOSC2 }}$ | Parasitic capacitance TOSC2 pin |  |  | 3.5 |  |  |
|  | Recommended safety factor | capacitance load matched to crystal specification | 3 |  |  |  |

Note:
See Figure 32-4 for definition.

Figure 32-4. TOSC input capacitance.


The parasitic capacitance between the TOSC pins is $\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}$ in series as seen from the crystal when oscillating without external capacitors.

### 32.1.14 SPI Characteristics

Figure 32-5. SPI timing requirements in master mode.


Figure 32-6. SPI timing requirements in slave mode.


Table 32-27. SPI timing characteristics and requirements.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCK }}$ | SCK period | Master |  | (See Table 20-3 in XMEGA C Manual) |  | ns |
| $\mathrm{t}_{\text {Sckw }}$ | SCK high/low width | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {SCKR }}$ | SCK rise time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {SCKF }}$ | SCK fall time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {MIS }}$ | MISO setup to SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MIH }}$ | MISO hold after SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MOS }}$ | MOSI setup SCK | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {MOH }}$ | MOSI hold after SCK | Master |  | 1 |  |  |
| $\mathrm{t}_{\text {SSCK }}$ | Slave SCK Period | Slave | $4^{*}$ Clk $_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKW }}$ | SCK high/low width | Slave | 2*t Clk $_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKR }}$ | SCK rise time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SSCKF }}$ | SCK fall time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SIS }}$ | MOSI setup to SCK | Slave | 3 |  |  |  |
| $\mathrm{t}_{\text {SIH }}$ | MOSI hold after SCK | Slave | $\mathrm{t} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {sss }}$ | $\overline{\mathrm{SS}}$ setup to SCK | Slave | 21 |  |  |  |
| $\mathrm{t}_{\text {SSH }}$ | $\overline{\text { SS }}$ hold after SCK | Slave | 20 |  |  |  |
| $\mathrm{t}_{\text {sos }}$ | MISO setup SCK | Slave |  | 8 |  |  |
| $\mathrm{t}_{\mathrm{SOH}}$ | MISO hold after SCK | Slave |  | 13 |  |  |
| $\mathrm{t}_{\text {soss }}$ | MISO setup after $\overline{\text { SS }}$ low | Slave |  | 11 |  |  |
| $\mathrm{t}_{\text {SOSH }}$ | MISO hold after $\overline{\mathrm{SS}}$ high | Slave |  | 8 |  |  |

### 32.1.15 Two-Wire Interface Characteristics

Table 32-28 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 3221.

Figure 32-7. Two-wire interface bus timing.


Table 32-28. Two-wire interface characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.5 |  | $0.3 \mathrm{~V}_{\text {cc }}$ |  |
| $V_{\text {hys }}$ | Hysteresis of Schmitt trigger inputs |  | $0.05 \mathrm{~V}_{\text {Cc }}{ }^{(1)}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | 3 mA , sink current | 0 |  | 0.4 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL |  | $20+0.1 \mathrm{C}_{\mathrm{b}}{ }^{(1)(2)}$ |  | 300 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{\text {IHmin }}$ to $\mathrm{V}_{\text {ILmax }}$ | $10 \mathrm{pF}<\mathrm{C}_{\mathrm{b}}<400 \mathrm{pF}^{(2)}$ | $20+0.1 C^{\text {b }}{ }^{(1)(2)}$ |  | 250 |  |
| $\mathrm{t}_{\text {SP }}$ | Spikes suppressed by input filter |  | 0 |  | 50 |  |
| 1 | Input current for each I/O Pin | $0.1 \mathrm{~V}_{\mathrm{Cc}}<\mathrm{V}_{1}<0.9 \mathrm{~V}_{\mathrm{Cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Capacitance for each I/O Pin |  |  |  | 10 | pF |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL clock frequency | $\mathrm{f}_{\text {PER }}{ }^{(3)}>\max \left(10 \mathrm{f}_{\text {SCL }}, 250 \mathrm{kHz}\right)$ | 0 |  | 400 | kHz |
| $\mathrm{R}_{\mathrm{P}}$ | Value of pull-up resistor | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz} \end{aligned}$ | $\frac{V_{C C}-0.4 V}{3 m A}$ |  | $\begin{gathered} \frac{100 n s}{C_{b}} \\ \frac{300 n s}{C_{b}} \end{gathered}$ | $\Omega$ |
| $t_{\text {HD; STA }}$ | Hold time (repeated) START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $t_{\text {Low }}$ | Low period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {SU;STA }}$ | Set-up time for a repeated START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | Data hold time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0 |  | 0.9 |  |
| $\mathrm{t}_{\text {SU; DAT }}$ | Data setup time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 250 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 100 |  |  |  |
| $\mathrm{t}_{\text {Su;STO }}$ | Setup time for STOP condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between a STOP and START condition | $\mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |

Notes: 1. Required only for $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$.
2. $\mathrm{C}_{\mathrm{b}}=$ Capacitance of one bus line in pF .
$f_{\text {PER }}=$ Peripheral clock frequency.

### 32.2 ATxmega32D4

### 32.2.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-29 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-29. Absolute maximum ratings.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | -0.3 |  | 4 | V |
| $\mathrm{I}_{\mathrm{VCC}}$ | Current into a $\mathrm{V}_{\text {CC }}$ pin |  |  |  | 200 | mA |
| $\mathrm{I}_{\mathrm{GND}}$ | Current out of a Gnd pin |  |  | 200 | ma |  |
| $\mathrm{V}_{\text {PIN }}$ | Pin voltage with respect to Gnd <br> and $\mathrm{V}_{\mathrm{CC}}$ |  | -0.5 |  | $\mathrm{~V}_{C C}+0.5$ | V |
| $\mathrm{I}_{\text {PIN }}$ | I/O pin sink/source current |  | -25 |  | 25 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Storage temperature | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  |  |  | 150 |  |

### 32.2.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-30 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-30. General operating conditions.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | 1.60 |  | 3.6 |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | 1.60 |  | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range |  | -40 |  | 85 |  |
| $\mathrm{~T}_{\mathrm{j}}$ | Junction temperature |  | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |

Table 32-31. Operating voltage and frequency.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {cPu }}$ | CPU clock frequency | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | 0 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 0 |  | 32 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 0 |  | 32 |  |

The maximum CPU clock frequency depends on $\mathrm{V}_{\mathrm{CC}}$. As shown in Figure 32-8 the Frequency vs. $\mathrm{V}_{\mathrm{CC}}$ curve is linear between $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.

Figure 32-8. Maximum Frequency vs. $\mathbf{V}_{\text {cc }}$.


### 32.2.3 Current consumption

Table 32-32. Current consumption for Active mode and sleep modes.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active power consumption ${ }^{(1)}$ | 32kHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 40 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 80 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 200 |  |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 410 |  |  |
|  |  | 2MHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 350 | 600 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.75 | 1.4 | mA |
|  |  | 32MHz, Ext. Clk |  |  | 7.5 | 12 |  |
|  | Idle power consumption | 32kHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 2.0 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 2.8 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 42 |  |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 85 |  |  |
|  |  | 2MHz, Ext. Clk | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 85 | 225 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 170 | 350 |  |
| $\mathrm{I}_{\mathrm{CC}}$ |  | 32MHz, Ext. Clk |  |  | 2.7 | 5.5 | mA |
|  | Power-down power consumption | $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 2.0 | 4.5 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.4 | 3.0 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 3.0 | 6.0 |  |
|  | Power-save power consumption ${ }^{(2)}$ | RTC from ULP clock, WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $V_{C C}=1.8 \mathrm{~V}$ |  | 1.5 |  |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 1.5 |  |  |
|  |  | RTC from 1.024 kHz low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 0.6 | 2.0 |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 0.7 | 2.0 |  |
|  |  | RTC from low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 0.8 | 3.0 |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 1.0 | 3.0 |  |
|  | Reset power consumption | Current through $\overline{\text { RESET }}$ pin substracted | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 300 |  |  |

Notes: 1. All Power Reduction Registers set.
2. Maximum limits are based on characterization, and not tested in production.

Table 32-33. Current consumption for modules and peripherals.


Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Cl} \mathrm{k}_{\mathrm{SYS}}=1 \mathrm{MHz}$ external clock without prescaling, $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other conditions are given.

### 32.2.4 Wake-up time from sleep modes

Table 32-34. Device wake-up time from sleep modes with various system clock sources.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wakeup }}$ | Wake-up time from idle, standby, and extended standby mode | External 2MHz clock |  | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | 32.768 kHz internal oscillator |  | 120 |  |  |
|  |  | 2 MHz internal oscillator |  | 2.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 0.2 |  |  |
|  | Wake-up time from power-save and power-down mode | External 2MHz clock |  | 5.0 |  |  |
|  |  | 32.768 kHz internal oscillator |  | 320 |  |  |
|  |  | 2 MHz internal oscillator |  | 9.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 5.0 |  |  |

Note:

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-9. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-9. Wake-up time definition.


### 32.2.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-35. I/O pin characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}^{(1) /} \\ & \mathrm{I}_{\mathrm{LL}}^{(2)} \end{aligned}$ | I/O pin source/sink current |  |  | -20 |  | 20 | mA |
| $\mathrm{V}_{1+}$ | High level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.4-3.6 \mathrm{~V}$ |  | $0.7 *$ Vcc |  | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.4 \mathrm{~V}$ |  | $0.8 * V_{\text {cc }}$ |  | $\mathrm{V}_{\text {cc }}+0.5$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.4-3.6 \mathrm{~V}$ |  | -0.5 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.4 \mathrm{~V}$ |  | -0.5 |  | $0.2 * V_{\text {cC }}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.6 | 2.9 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.1 | 2.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 1.4 | 1.6 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 | 0.76 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.3 | 0.64 |  |
|  |  | $\mathrm{V}_{C \mathrm{C}}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{LL}}=3 \mathrm{~mA}$ |  | 0.2 | 0.46 |  |
| $\mathrm{I}_{\text {I }}$ | Input leakage current I/O pin | $\mathrm{T}=25^{\circ} \mathrm{C}$ |  |  | <0.01 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{P}}$ | Pull/buss keeper resistor |  |  |  | 25 |  | $\mathrm{k} \Omega$ |

Notes: 1. The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTA and PORTB must not exceed 100 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTC, PORTD, PORTE must for each port not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for pins PF[0-5] on PORTF must not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100 mA .
2. The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTA and PORTB must not exceed 100 mA .

The sum of all $I_{\text {OL }}$ for PORTC, PORTD, PORTE must for each port not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[0-5] on PORTF must not exceed 200mA.
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for pins PF[6-7] on PORTF, PORTR and PDI must not exceed 100 mA .

### 32.2.6 ADC characteristics

Table 32-36. Power supply, reference and input range.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\text {CC }}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage |  | 1 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ |  |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched |  |  | 4.5 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance | Switched |  |  | 5 | pF |
| $\mathrm{R}_{\text {AREF }}$ | Reference input resistance | (leakage only) |  | >10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {AREF }}$ | Reference input capacitance | Static load |  | 7 |  | pF |
| Vin | Input range |  | 0 |  | $V_{\text {REF }}$ | V |
|  | Conversion range | Differential mode, Vinp - Vinn | - $\mathrm{V}_{\text {REF }}$ |  | $V_{\text {REF }}$ |  |
|  | Conversion range | Single ended unsigned mode, Vinp | $-\Delta V$ |  | $\mathrm{V}_{\text {REF }}-\Delta \mathrm{V}$ |  |

Table 32-37. Clock and timing.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {ADC }}$ | ADC clock frequency | Maximum is $1 / 4$ of peripheral clock frequency | 100 |  | 1800 | kHz |
|  |  | Measuring internal signals |  | 125 |  |  |
| $\mathrm{f}_{\text {CIkADC }}$ | Sample rate |  | 16 |  | 300 | ksps |
| $\mathrm{f}_{\mathrm{ADC}}$ | Sample rate | Current limitation (CURRLIMIT) off |  |  | 300 |  |
|  |  | CURRLIMIT = LOW |  |  | 250 |  |
|  |  | CURRLIMIT = MEDIUM |  |  | 150 |  |
|  |  | CURRLIMIT $=$ HIGH |  |  | 50 |  |
|  | Sampling time | Configurable in steps of $1 / 2 \mathrm{Clk}_{\text {ADC }}$ cycles up to 32 Clk $_{\text {ADC }}$ cycles | 0.28 |  | 320 | $\mu \mathrm{s}$ |
|  | Conversion time (latency) | $(\text { RES }+1) / 2+\text { GAIN }$ <br> RES (Resolution) $=8$ or 12, GAIN $=0$ to 3 | 4.5 |  | 10 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Start-up time | ADC clock cycles |  | 12 | 24 |  |
|  | ADC settling time | After changing reference or input mode |  | 7 | 7 |  |

Table 32-38. Accuracy characteristics.

| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | 12-bit resolution | Differential | 8 | 12 | 12 | Bits |
|  |  |  | Single ended signed | 7 | 11 | 11 |  |
|  |  |  | Single ended unsigned | 8 | 12 | 12 |  |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | Differential mode | $16 \mathrm{ksps}, \mathrm{V}_{\mathrm{REF}}=3 \mathrm{~V}$ |  | 0.5 | 1 | Isb |
|  |  |  | 16ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.8 | 2 |  |
|  |  |  | 200ksps, $\mathrm{V}_{\mathrm{REF}}=3 \mathrm{~V}$ |  | 0.6 | 1 |  |
|  |  |  | 200ksps, all $\mathrm{V}_{\text {REF }}$ |  | 1 | 2 |  |
|  |  | Single ended unsigned mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 0.5 | 1 |  |
|  |  |  | 16 ksps , all $\mathrm{V}_{\text {REF }}$ |  | 1.3 | 2 |  |
| DNL ${ }^{(1)}$ | Differential non-linearity | Differential mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3 \mathrm{~V}$ |  | 0.3 | 1 |  |
|  |  |  | 16ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.5 | 1 |  |
|  |  |  | $200 \mathrm{ksps}, \mathrm{V}_{\mathrm{REF}}=3 \mathrm{~V}$ |  | 0.35 | 1 |  |
|  |  |  | 200ksps, all $\mathrm{V}_{\text {REF }}$ |  | 0.5 | 1 |  |
|  |  | Single ended unsigned mode | $16 \mathrm{ksps}, \mathrm{V}_{\text {REF }}=3.0 \mathrm{~V}$ |  | 0.6 | 1 |  |
|  |  |  | 16 ksps , all $\mathrm{V}_{\text {REF }}$ |  | 0.6 | 1 |  |
|  | Offset Error | Differential mode |  |  | 8 |  | mV |
|  |  |  | Temperature drift |  | 0.01 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  |  | Operating voltage drift |  | 0.25 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain Error | Differential mode | External reference |  | -5 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -5 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -6 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.02 |  | mV/K |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain Error | Single ended unsigned mode | External reference |  | -8 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | -8 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | -8 |  |  |
|  |  |  | Bandgap |  | $\pm 10$ |  |  |
|  |  |  | Temperature drift |  | 0.03 |  | mV/K |
|  |  |  | Operating voltage drift |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external VREF is used.

Table 32-39. Gain stage characteristics.

| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched in normal mode |  | 4.0 |  | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched in normal mode |  | 4.4 |  | pF |
|  | Signal range | Gain stage output | 0 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ | V |
|  | Propagation delay | ADC conversion rate | 1/2 | 1 | 3 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Clock rate | Same as ADC | 100 |  | 1800 | kHz |
|  |  | $0.5 x$ gain, normal mode |  | -1 |  |  |
|  | Gain error | 1x gain, normal mode |  | -1 |  |  |
|  | Gain error | 8 x gain, normal mode |  | -1 |  |  |
|  |  | $64 x$ gain, normal mode |  | 10 |  |  |
|  |  | $0.5 x$ gain, normal mode |  | 10 |  |  |
|  | Offset error, | 1 x gain, normal mode |  | 5 |  |  |
|  | input referred | $8 x$ gain, normal mode |  | -20 |  |  |
|  |  | $64 x$ gain, normal mode |  | -150 |  |  |

### 32.2.7 Analog Comparator Characteristics

Table 32-40. Analog Comparator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {off }}$ | Input offset voltage | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | $< \pm 10$ |  | mV |
| $\mathrm{I}_{\mathrm{k}}$ | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | <1 |  | nA |
|  | Input voltage range |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}$ | V |
|  | AC startup time |  |  | 100 |  | $\mu \mathrm{s}$ |
| $V_{\text {hys1 }}$ | Hysteresis, none | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 0 |  | mV |
| $V_{\text {hys2 }}$ | Hysteresis, small | $\mathrm{V}_{C C}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 11 |  |  |
| $V_{\text {hys3 }}$ | Hysteresis, large | $\mathrm{V}_{C C}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 26 |  |  |
| $\mathrm{t}_{\text {delay }}$ | Propagation delay | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}=85^{\circ} \mathrm{C}$ |  | 16 | 90 | ns |
|  |  | $\mathrm{V}_{C C}=1.6 \mathrm{~V}-3.6 \mathrm{~V}$ |  | 16 |  |  |
|  | $64-l e v e l ~ v o l t a g e ~ s c a l e r ~$ | Integral non-linearity (INL) |  | 0.3 | 0.5 | Isb |

### 32.2.8 Bandgap and Internal 1.0V Reference Characteristics

Table 32-41. Bandgap and Internal 1.0V reference characteristics.


### 32.2.9 Brownout Detection Characteristics

Table 32-42. Brownout detection characteristics ${ }^{(1)}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BOT }}$ | BOD level 0 falling $\mathrm{V}_{\mathrm{CC}}$ |  | 1.50 | 1.62 | 1.75 | V |
|  | BOD level 1 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.8 |  |  |
|  | BOD level 2 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.0 |  |  |
|  | BOD level 3 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.2 |  |  |
|  | BOD level 4 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.4 |  |  |
|  | BOD level 5 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.6 |  |  |
|  | BOD level 6 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.8 |  |  |
|  | BOD level 7 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 3.0 |  |  |
| $\mathrm{t}_{\text {BOD }}$ | Detection time | Continuous mode |  | 0.4 |  | $\mu \mathrm{s}$ |
|  |  | Sampled mode |  | 1000 |  |  |
| $\mathrm{V}_{\text {HYST }}$ | Hysteresis |  |  | 1.2 |  | \% |

Note: 1. BOD is calibrated at $85^{\circ} \mathrm{C}$ within $B O D$ level 0 values, and BOD level 0 is the default level.

### 32.2.10 External Reset Characteristics

Table 32-43. External reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {EXT }}$ | Minimum reset pulse width |  | 1000 | 90 |  | ns |
| $\mathrm{V}_{\text {RST }}$ | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | $0.6 * V_{\text {cc }}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=1.6-2.7 \mathrm{~V}$ | $0.6 * V_{\text {CC }}$ |  |  |  |
|  | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | $0.5 * \mathrm{~V}_{\mathrm{CC}}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.7 \mathrm{~V}$ |  |  | $0.4 * \mathrm{~V}_{\mathrm{CC}}$ |  |
| $\mathrm{R}_{\text {RST }}$ | Reset pin pull-up resistor |  |  | 25 |  | k ת |

### 32.2.11 Power-on Reset Characteristics

Table 32-44. Power-on reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POT- }}{ }^{(1)}$ | POR threshold voltage falling $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ falls faster than $1 \mathrm{~V} / \mathrm{ms}$ | 0.4 | 1.0 |  |  |
|  | $\mathrm{~V}_{\mathrm{CC}}$ falls at $1 \mathrm{~V} / \mathrm{ms}$ or slower | 0.8 | 1.0 |  | V |  |
| $\mathrm{V}_{\text {POT+ }}$ | POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.3 | 1.59 |  |

Note: 1. $\mathrm{V}_{\text {РOT- }}$ values are only valid when $B O D$ is disabled. When $B O D$ is enabled $\mathrm{V}_{\text {POT- }}=\mathrm{V}_{\text {РOT+ }}$.

### 32.2.12 Flash and EEPROM Memory Characteristics

Table 32-45. Endurance and data retention.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Flash | Write/Erase cycles | $25^{\circ} \mathrm{C}$ | 10K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 10K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |
|  | EEPROM | Write/Erase cycles | $25^{\circ} \mathrm{C}$ | 100K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 100K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |

Table 32-46. Programming time.


Notes: 1. Programming is timed from the 2 MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

### 32.2.13 Clock and Oscillator Characteristics

### 32.2.13.1 Calibrated 32.768 kHz Internal Oscillator characteristics

Table 32-47. $\quad 32.768 \mathrm{kHz}$ internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  | Frequency |  |  | 32.768 |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -0.5 |  | kHz |
|  | User calibration accuracy |  | -0.5 |  | 0.5 |
|  |  |  | 0.5 |  |  |

### 32.2.13.2 Calibrated 2MHz RC Internal Oscillator characteristics

Table 32-48. 2 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 1.8 |  | 2.2 |  |
|  | Factory calibrated frequency |  |  | 2.0 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  |  |  |  |
|  | User calibration accuracy |  | -1.5 |  | 1.5 |  |
|  | DFLL calibration stepsize |  | -0.2 |  | 0.2 | $\%$ |
|  |  |  |  | 0.18 |  |  |

32.2.13.3 Calibrated and tunable 32 MHz internal oscillator characteristics

Table 32-49. $\quad 32 \mathrm{MHz}$ internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 30 | 32 | 55 |  |
|  | Factory calibrated frequency |  |  | 32 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |  |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration step size |  |  | 0.19 |  |  |

32.2.13.4 32kHz Internal ULP Oscillator characteristics

Table 32-50. 32kHz internal ULP oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Factory calibrated frequency |  |  | 32 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -12 |  | 12 | $\%$ |
|  | Accuracy |  | -30 |  | 30 |  |

### 32.2.13.5 Internal Phase Locked Loop (PLL) characteristics

Table 32-51. Internal PLL characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input frequency | Output frequency must be within $\mathrm{f}_{\text {OUT }}$ | 0.4 |  | 64 |
| $\mathrm{f}_{\text {OUT }}$ | Output frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 20 |  |  |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 20 | 48 |  |  |
|  | Start-up time |  |  | MHz |  |
|  | Re-lock time |  |  | 25 |  |
|  |  |  | 25 |  |  |

Note: $\quad$ 1. The maximum output frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and can never be higher than four times the maximum CPU frequency.

### 32.2.13.6External clock characteristics

Figure 32-10.External clock drive waveform.


Table 32-52. External clock $^{(1)}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(2)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 0 |  | 90 | MHz |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 0 |  | 142 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 11 |  |  | ns |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 7.0 |  |  |  |
| $\mathrm{t}_{\mathrm{CH} / \mathrm{CL}}$ | Clock high/low time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{V}_{\text {IL/IH }}$ | Low/high level input voltage |  | See Table 32-7 on page 68 |  |  | V |
| $\Delta \mathrm{t}_{\mathrm{CK}}$ | Reduction in period time from one clock cycle to the next |  |  |  | 10 | \% |

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and the same applies for all other parameters with supply voltage conditions.
32.2.13.7 External 16MHz crystal oscillator and XOSC characteristics

Table 32-53. External 16MHz crystal oscillator and XOSC characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cycle to cycle jitter | XOSCPWR=0 | FRQRANGE=0 |  | 0 |  | ns |
|  |  |  | FRQRANGE=1, 2 , or 3 |  | 0 |  |  |
|  |  | XOSCPWR=1 |  |  | 0 |  |  |
|  | Long term jitter | XOSCPWR=0 | FRQRANGE=0 |  | 0 |  |  |
|  |  |  | FRQRANGE=1, 2 , or 3 |  | 0 |  |  |
|  |  | XOSCPWR=1 |  |  | 0 |  |  |
|  | Frequency error | XOSCPWR=0 | FRQRANGE=0 |  | 0.03 |  | \% |
|  |  |  | FRQRANGE=1 |  | 0.03 |  |  |
|  |  |  | FRQRANGE=2 or 3 |  | 0.03 |  |  |
|  |  | XOSCPWR=1 |  |  | 0.003 |  |  |
|  | Duty cycle | XOSCPWR=0 | FRQRANGE=0 |  | 50 |  |  |
|  |  |  | FRQRANGE=1 |  | 50 |  |  |
|  |  |  | FRQRANGE $=2$ or 3 |  | 50 |  |  |
|  |  | XOSCPWR=1 |  |  | 50 |  |  |
| $\mathrm{R}_{\mathrm{Q}}$ | Negative impedance | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, CL=100pF |  | 44k |  | $\Omega$ |
|  |  |  | 1 MHz crystal, CL=20pF |  | 67k |  |  |
|  |  |  | 2 MHz crystal, CL=20pF |  | 67k |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 2 MHz crystal |  | 82k |  |  |
|  |  |  | 8MHz crystal |  | 1500 |  |  |
|  |  |  | 9 MHz crystal |  | 1500 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 8MHz crystal |  | 2700 |  |  |
|  |  |  | 9 MHz crystal |  | 2700 |  |  |
|  |  |  | 12 MHz crystal |  | 1000 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 9 MHz crystal |  | 3600 |  |  |
|  |  |  | 12 MHz crystal |  | 1300 |  |  |
|  |  |  | 16 MHz crystal |  | 590 |  |  |


| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{Q}}$ | Negative impedance | XOSCPWR=1, <br> FRQRANGE=0, CL=20pF | 9MHz crystal |  | 390 |  | $\Omega$ |
|  |  |  | 12MHz crystal |  | 50 |  |  |
|  |  |  | 16MHz crystal |  | 10 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 9MHz crystal |  | 1500 |  |  |
|  |  |  | 12MHz crystal |  | 650 |  |  |
|  |  |  | 16 MHz crystal |  | 270 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal |  | 1000 |  |  |
|  |  |  | 16 MHz crystal |  | 440 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal |  | 1300 |  |  |
|  |  |  | 16 MHz crystal |  | 590 |  |  |
|  | ESR | SF = safety factor |  |  |  | $\min \left(\mathrm{R}_{\mathrm{Q}}\right) / \mathrm{SF}$ | $\mathrm{k} \Omega$ |
|  | Start-up time | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, CL=100pF |  | 1.0 |  | ms |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1 } \end{aligned}$ | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 2.6 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2 } \end{aligned}$ | 8MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 0.8 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 12MHz crystal, CL=20pF |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 16 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 1.4 |  |  |
| $\mathrm{C}_{\text {XTAL1 }}$ | Parasitic capacitance <br> XTAL1 pin |  |  |  | 5.9 |  |  |
| $\mathrm{C}_{\text {XTAL2 }}$ | Parasitic capacitance XTAL2 pin |  |  |  | 8.3 |  | pF |
| $\mathrm{C}_{\text {LOAD }}$ | Parasitic capacitance load |  |  |  | 3.5 |  |  |

### 32.2.13.8 External 32.768 kHz crystal oscillator and TOSC characteristics

Table 32-54. External 32.768 kHz crystal oscillator and TOSC characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESR/R1 | Recommended crystal equivalent series resistance (ESR) | Crystal load capacitance 6.5pF |  |  | 60 | $\mathrm{k} \Omega$ |
|  |  | Crystal load capacitance 9.0pF |  |  | 35 |  |
|  |  | Crystal load capacitance 12pF |  |  | 28 |  |
| $\mathrm{C}_{\text {TosC1 }}$ | Parasitic capacitance TOSC1 pin |  |  | 3.5 |  | pF |
| $\mathrm{C}_{\text {TOSC2 }}$ | Parasitic capacitance TOSC2 pin |  |  | 3.5 |  |  |
|  | Recommended safety factor | capacitance load matched to crystal specification | 3 |  |  |  |

Note: $\quad$ See Figure 32-11 for definition.
Figure 32-11.TOSC input capacitance.


The parasitic capacitance between the TOSC pins is $\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}$ in series as seen from the crystal when oscillating without external capacitors.

### 32.2.14 SPI Characteristics

Figure 32-12.SPI timing requirements in master mode.


Figure 32-13.SPI timing requirements in slave mode.


Table 32-55. SPI timing characteristics and requirements.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCK }}$ | SCK period | Master |  | (See Table 20-3 in XMEGA C Manual) |  | ns |
| $\mathrm{t}_{\text {SCKW }}$ | SCK high/low width | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {SCKR }}$ | SCK rise time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {SCKF }}$ | SCK fall time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {MIS }}$ | MISO setup to SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MIH }}$ | MISO hold after SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MOS }}$ | MOSI setup SCK | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {MOH }}$ | MOSI hold after SCK | Master |  | 1 |  |  |
| $\mathrm{t}_{\text {SSCK }}$ | Slave SCK Period | Slave | 4*t Clk $_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKW }}$ | SCK high/low width | Slave | 2*t CIk ${ }_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKR }}$ | SCK rise time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SSCKF }}$ | SCK fall time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SIS }}$ | MOSI setup to SCK | Slave | 3 |  |  |  |
| $\mathrm{t}_{\text {SIH }}$ | MOSI hold after SCK | Slave | $\mathrm{t} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {sss }}$ | $\overline{\text { SS }}$ setup to SCK | Slave | 21 |  |  |  |
| $\mathrm{t}_{\text {SSH }}$ | $\overline{\mathrm{SS}}$ hold after SCK | Slave | 20 |  |  |  |
| $\mathrm{t}_{\text {sos }}$ | MISO setup SCK | Slave |  | 8 |  |  |
| $\mathrm{t}_{\text {SOH }}$ | MISO hold after SCK | Slave |  | 13 |  |  |
| $\mathrm{t}_{\text {soss }}$ | MISO setup after $\overline{\text { SS }}$ low | Slave |  | 11 |  |  |
| $\mathrm{t}_{\text {SOSH }}$ | MISO hold after $\overline{\mathrm{SS}}$ high | Slave |  | 8 |  |  |

### 32.2.15 Two-Wire Interface Characteristics

Table 32-56 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 3214.

Figure 32-14.Two-wire interface bus timing.


Table 32-56. Two-wire interface characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage |  | $0.7 \mathrm{~V}_{\mathrm{cc}}$ |  | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.5 |  | $0.3 \mathrm{~V}_{\text {cc }}$ |  |
| $V_{\text {hys }}$ | Hysteresis of Schmitt trigger inputs |  | $0.05 \mathrm{~V}_{\mathrm{Cc}}{ }^{(1)}$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | 3 mA , sink current | 0 |  | 0.4 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL |  | $20+0.1 C_{b}{ }^{(1)(2)}$ |  | 300 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{\text {IHmin }}$ to $\mathrm{V}_{\text {ILmax }}$ | $10 \mathrm{pF}<\mathrm{C}_{\mathrm{b}}<400 \mathrm{pF}^{(2)}$ | $20+0.1 C_{b}{ }^{(1)(2)}$ |  | 250 |  |
| $t_{\text {SP }}$ | Spikes suppressed by input filter |  | 0 |  | 50 |  |
| 1 | Input current for each I/O Pin | $0.1 \mathrm{~V}_{\mathrm{CC}}<\mathrm{V}_{1}<0.9 \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Capacitance for each I/O Pin |  |  |  | 10 | pF |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | $\mathrm{f}_{\text {PER }}{ }^{(3)}>\max \left(10 \mathrm{f}_{\text {SCL }}, 250 \mathrm{kHz}\right)$ | 0 |  | 400 | kHz |
| $\mathrm{R}_{\mathrm{P}}$ | Value of pull-up resistor | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz} \end{aligned}$ | $\frac{V_{C C}-0.4 V}{3 m A}$ | $\begin{gathered} \frac{100 n s}{C_{b}} \\ \frac{300 n s}{C_{b}} \end{gathered}$ |  | $\Omega$ |
| $\mathrm{t}_{\text {HD; STA }}$ | Hold time (repeated) START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| tow | Low period of SCL clock | $\mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {SU; STA }}$ | Set-up time for a repeated START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {HD; DAT }}$ | Data hold time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$ | 0 |  | 0.9 |  |
| $\mathrm{t}_{\text {SU;DAT }}$ | Data setup time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 250 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 100 |  |  |  |
| $\mathrm{t}_{\text {SU; STO }}$ | Setup time for STOP condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $t_{\text {BUF }}$ | Bus free time between a STOP and START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |

Notes: 1. Required only for $\mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz}$.
2. $\mathrm{C}_{\mathrm{b}}=$ Capacitance of one bus line in pF .
$f_{\text {PER }}=$ Peripheral clock frequency.

### 32.3 ATxmega64D4

### 32.3.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-57 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-57. Absolute maximum ratings.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Power supply voltage |  | -0.3 |  | 4 | V |
| $\mathrm{I}_{\mathrm{VCC}}$ | Current into a $\mathrm{V}_{\text {CC }}$ pin |  |  |  | 200 | mA |
| $\mathrm{I}_{\text {GND }}$ | Current out of a Gnd pin |  |  | 200 | m |  |
| $\mathrm{~V}_{\text {PIN }}$ | Pin voltage with respect to Gnd <br> and $\mathrm{V}_{\text {CC }}$ |  | -0.5 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {PIN }}$ | I/O pin sink/source current |  | -25 |  | 25 | mA |
| $\mathrm{~T}_{\text {A }}$ | Storage temperature | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  |  |  | 150 |  |

### 32.3.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-58 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-58. General operating conditions.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | 1.60 |  | 3.6 |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | 1.60 |  | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  | -40 |  | 105 |  |

Table 32-59. Operating voltage and frequency.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {CPU }}$ | CPU clock frequency | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | 0 |  | 12 |  |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ | 0 |  | 32 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 0 |  | 32 |  |

The maximum CPU clock frequency depends on $\mathrm{V}_{\mathrm{CC}}$. As shown in Figure 32-15 the Frequency vs. $\mathrm{V}_{\mathrm{CC}}$ curve is linear between $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.

Figure 32-15.Maximum Frequency vs. $\mathrm{V}_{\mathrm{Cc}}$.


### 32.3.3 Current consumption

Table 32-60. Current consumption for active mode and sleep modes.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active power consumption ${ }^{(1)}$ | 32kHz, Ext. CIk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 68 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ |  | 145 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 260 |  |  |
|  |  |  | $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ |  | 540 |  |  |
|  |  | 2MHz, Ext. Clk | $V_{C C}=1.8 \mathrm{~V}$ |  | 460 | 600 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.96 | 1.4 | mA |
|  |  | 32MHz, Ext. Clk |  |  | 9.8 | 12 |  |
|  | Idle power consumption | 32 kHz , Ext. Clk | $\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V}$ |  | 2.4 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 3.9 |  |  |
|  |  | 1MHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 62 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$ |  | 118 |  |  |
|  |  | 2MHz, Ext. Clk | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 125 | 225 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 240 | 350 |  |
| ${ }^{\text {CC }}$ |  | 32MHz, Ext. Clk |  |  | 3.8 | 5.5 | mA |
|  | Power-down power consumption | $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 1.2 | 4.5 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.3 | 3.0 |  |
|  |  | WDT and sampled BOD enabled, $\mathrm{T}=85^{\circ} \mathrm{C}$ |  |  | 2.4 | 6.0 |  |
|  | Power-save power consumption ${ }^{(2)}$ | RTC from ULP clock, WDT and sampled BOD enabled, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 1.2 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.3 |  |  |
|  |  | RTC from 1.024 kHz low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 0.6 | 2 |  |
|  |  |  | $\mathrm{V}_{\text {cc }}=3.0 \mathrm{~V}$ |  | 0.7 | 2 |  |
|  |  | RTC from low power 32.768 kHz TOSC, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  | 0.8 | 3 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 1.0 | 3 |  |
|  | Reset power consumption | Current through $\overline{\text { RESET }}$ pin substracted | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 320 |  |  |

Notes: 1. All Power Reduction Registers set.
2. Maximum limits are based on characterization, and not tested in production.

Table 32-61. Current consumption for modules and peripherals.


Note:

1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Cl} \mathrm{k}_{\mathrm{SYS}}=1 \mathrm{MHz}$ external clock without prescaling, $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other conditions are given.

### 32.3.4 Wake-up time from sleep modes

Table 32-62. Device wake-up time from sleep modes with various system clock sources.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wakeup }}$ | Wake-up time from Idle, Standby, and Extended Standby mode | External 2MHz clock |  | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | 32.768 kHz internal oscillator |  | 120 |  |  |
|  |  | 2 MHz internal oscillator |  | 2.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 0.2 |  |  |
|  | Wake-up time from Power-save and Power-down mode | External 2MHz clock |  | 4.5 |  |  |
|  |  | 32.768 kHz internal oscillator |  | 320 |  |  |
|  |  | 2 MHz internal oscillator |  | 9.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 5.0 |  |  |

Note:

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-16. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-16.Wake-up time definition.


### 32.3.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-63. I/O pin characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}{ }^{(1) /} \\ & \mathrm{I}_{\mathrm{OL}}{ }^{(2)} \end{aligned}$ | I/O pin source/sink current |  |  | -15 |  | 15 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  | 2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | $V_{C C}=2.0-2.7 \mathrm{~V}$ |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.0 \mathrm{~V}$ |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ |  |
| $V_{\text {IL }}$ | Low level input voltage | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{C C}=2.0-2.7 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.0 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{C C}=3.0-3.6 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | $0.94 * V_{\text {CC }}$ |  |  |
|  |  | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.6 | 2.9 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.1 | 2.6 |  |  |
|  |  | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 1.4 | 1.6 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\mathrm{V}_{\text {CC }}=3.0-3.6 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  | $0.05 * V_{\text {cc }}$ | 0.4 |  |
|  |  | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 | 0.76 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.3 | 0.64 |  |
|  |  | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 0.2 | 0.46 |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input leakage current | $\mathrm{T}=25^{\circ} \mathrm{C}$ |  |  | <0.001 | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{P}}$ | Pull/Buss keeper resistor |  |  |  | 24 |  | $\mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | No load |  |  | 4 |  | ns |

Notes: 1. The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTA and PORTB must not exceed 100 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTC must not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTD and pins PE[0-1] on PORTE must not exceed 200 mA . The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PE[2-3] on PORTE, PORTR and PDI must not exceed 100 mA .
2. The sum of all $I_{O L}$ for PORTA and PORTB must not exceed 100 mA .

The sum of all $l_{\mathrm{OL}}$ for PORTC must not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTD and pins PE[0-1] on PORTE must not exceed 200 mA . The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PE[2-3] on PORTE, PORTR and PDI must not exceed 100 mA .

### 32.3.6 ADC characteristics

Table 32-64. Power supply, reference and input range.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\text {cc }}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{C C}+0.3$ | V |
| $V_{\text {REF }}$ | Reference voltage |  | 1.0 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ |  |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched |  | 4.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched |  | 4.4 |  | pF |
| $\mathrm{R}_{\text {AREF }}$ | Reference input resistance | (leakage only) |  | >10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {AREF }}$ | Reference input capacitance | Static load |  | 7.0 |  | pF |
| $\mathrm{V}_{\text {IN }}$ | Input range |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}+0.1$ | V |
|  | Conversion range | Differential mode, Vinp - Vinn | - $\mathrm{V}_{\text {REF }}$ |  | $\mathrm{V}_{\text {REF }}$ |  |
| $\mathrm{V}_{\text {IN }}$ | Conversion range | Single ended unsigned mode, Vinp | $-\Delta V$ |  | $\mathrm{V}_{\text {REF }}-\Delta \mathrm{V}$ |  |
| $\Delta \mathrm{V}$ | Fixed offset voltage |  |  | 190 |  | LSB |

Table 32-65. Clock and timing.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {ADC }}$ | ADC clock frequency | Maximum is $1 / 4$ of Peripheral clock frequency | 100 |  | 1400 | kHz |
|  |  | Measuring internal signals | 100 |  | 125 |  |
| $\mathrm{f}_{\text {CIKADC }}$ | Sample rate |  | 14 |  | 200 | ksps |
| $\mathrm{f}_{\text {ADC }}$ | Sample rate | Current limitation (CURRLIMIT) off |  |  | 200 |  |
|  |  | CURRLIMIT = LOW |  |  | 150 |  |
|  |  | CURRLIMIT = MEDIUM |  |  | 100 |  |
|  |  | CURRLIMIT $=$ HIGH |  |  | 50 |  |
|  | Sampling time | $1 / 2 \mathrm{Clk}_{\text {ADC }}$ cycle | 0.25 |  | 5 | $\mu \mathrm{s}$ |
|  | Conversion time (latency) | $\begin{aligned} & (\text { RES }+2) / 2+\text { GAIN } \\ & \text { RES }=8 \text { or } 12, \text { GAIN }=0,1,2 \text { or } 3 \end{aligned}$ | 5 | 7 | 10 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Start-up time | ADC clock cycles |  | 12 | 24 |  |
|  | A | After changing reference or input mode |  | 7 | 7 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | ADC setting time | After ADC flush |  | 1 | 1 |  |

Table 32-66. Accuracy characteristics.

| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | Programmable to 8 or 12 bit |  | 8 | 12 | 12 | Bits |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | 50ksps | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}<\mathrm{V}_{\mathrm{REF}}<\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | $\pm 1.2$ | $\pm 3$ | Isb |
|  |  |  | All $\mathrm{V}_{\text {REF }}$ |  | $\pm 1.5$ | $\pm 4$ |  |
|  |  | 200ksps | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}<\mathrm{V}_{\mathrm{REF}}<\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | $\pm 1.0$ | $\pm 3$ |  |
|  |  |  | All $\mathrm{V}_{\text {ReF }}$ |  | $\pm 1.5$ | $\pm 4$ |  |
| DNL ${ }^{(1)}$ | Differential non-linearity | guaranteed monotonic |  |  | $< \pm 0.8$ | $< \pm 1$ |  |
|  | Offset error |  |  |  | -1 |  | mV |
|  |  | Temperature drift |  |  | <0.01 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  | Operating voltage drift |  |  | <0.6 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain error | Differential mode | External reference |  | -1 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | 10 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | 8 |  |  |
|  |  |  | Bandgap |  | $\pm 5$ |  |  |
|  |  | Temperature drift |  |  | $<0.02$ |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  | Operating voltage drift |  |  | <0.5 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Noise | Differential mode, shorted input $200 \mathrm{ksps}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{Clk}_{\text {PER }}=16 \mathrm{MHz}$ |  |  | 0.4 |  | mV rms |

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external $\mathrm{V}_{\text {REF }}$ is used.

Table 32-67. Gain stage characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched in normal mode |  |  | 4.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched in normal mode |  |  | 4.4 |  | pF |
|  | Signal range | Gain stage output |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}-0.6$ | V |
|  | Propagation delay | ADC conversion rate |  |  | 1 |  | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Sample rate | Same as ADC |  | 14 |  | 200 | kHz |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | 50ksps | All gain settings |  | $\pm 1.5$ | $\pm 4$ | Isb |
|  | Gain error | 1x gain, normal mode |  |  | -0.8 |  |  |
|  |  | 8 x gain, normal mode |  |  | -2.5 |  | \% |
|  |  | 64x gain, normal mode |  |  | -3.5 |  |  |
|  | Offset error, input referred | 1x gain, normal mode |  |  | -2 |  |  |
|  |  | 8 x gain, normal mode |  |  | -5 |  | mV |
|  |  | 64x gain, normal mode |  |  | -4 |  |  |
|  | Noise | 1 x gain, normal mode | $\begin{gathered} V_{\mathrm{CC}}=3.6 \mathrm{~V} \\ \text { Ext. } \mathrm{V}_{\mathrm{REF}} \end{gathered}$ |  | 0.5 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{rms} \end{aligned}$ |
|  |  | 8 x gain, normal mode |  |  | 1.5 |  |  |
|  |  | 64 x gain, normal mode |  |  | 11 |  |  |

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.

### 32.3.7 Analog Comparator Characteristics

Table 32-68. Analog comparator characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {off }}$ | Input offset voltage |  |  |  | $< \pm 10$ |  | mV |
| $\mathrm{I}_{\mathrm{k}}$ | Input leakage current |  |  |  | <1 |  | nA |
|  | Input voltage range |  |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}$ | V |
|  | AC startup time |  |  |  | 100 |  | $\mu \mathrm{s}$ |
| $V_{\text {hys1 }}$ | Hysteresis, none |  |  |  | 0 |  |  |
| $V_{\text {hys2 }}$ | Hysteresis, small |  |  |  | 13 |  | mV |
| $V_{\text {hys } 3}$ | Hysteresis, large |  |  |  | 30 |  |  |
|  | Propagation delay | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}=85^{\circ} \mathrm{C}$ | mode $=\mathrm{HS}$ |  | 30 | 90 | ns |
| delay | Propagation delay |  |  |  | 30 |  |  |
|  | 64-Level voltage scaler | Integral non-linearity |  |  | 0.3 | 0.5 | Isb |

### 32.3.8 Bandgap and Internal 1.0V Reference Characteristics

Table 32-69. Bandgap and Internal 1.0V reference characteristics.


### 32.3.9 Brownout Detection Characteristics

Table 32-70. Brownout detection characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BOT }}$ | BOD level 0 falling $\mathrm{V}_{\mathrm{Cc}}$ |  | 1.60 | 1.62 | 1.72 | V |
|  | BOD level 1 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 1.8 |  |  |
|  | BOD level 2 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.0 |  |  |
|  | BOD level 3 falling $V_{C C}$ |  |  | 2.2 |  |  |
|  | BOD level 4 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.4 |  |  |
|  | BOD level 5 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.6 |  |  |
|  | BOD level 6 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.8 |  |  |
|  | BOD level 7 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 3.0 |  |  |
| $\mathrm{t}_{\text {BOD }}$ | Detection time | Continuous mode |  | 0.4 |  | $\mu \mathrm{s}$ |
|  |  | Sampled mode |  | 1000 |  |  |
| $\mathrm{V}_{\mathrm{HYST}}$ | Hysteresis |  |  | 1.2 |  | \% |

### 32.3.10 External Reset Characteristics

Table 32-71. External reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {EXT }}$ | Minimum reset pulse width |  | 1000 | 95 |  | ns |
| $\mathrm{V}_{\text {RST }}$ | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | $\mathrm{V}_{\text {CC }}=2.7-3.6 \mathrm{~V}$ | $0.60 * V_{\text {cc }}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=1.6-2.7 \mathrm{~V}$ | $0.60 * V_{\text {cc }}$ |  | $0.50 * V_{\text {cc }}$ |  |
|  | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  |  | $0.40 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{C C}=1.6-2.7 \mathrm{~V}$ |  |  | $0.50 * V_{\text {cc }}$ |  |
| $\mathrm{R}_{\text {RST }}$ | Reset pin pull-up resistor |  |  | 25 |  | $\mathrm{k} \Omega$ |

### 32.3.11 Power-on Reset Characteristics

Table 32-72. Power-on reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POT- }}{ }^{(1)}$ | POR threshold voltage falling $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ falls faster than $1 \mathrm{~V} / \mathrm{ms}$ | 0.4 | 1.0 |  |  |
|  |  | $\mathrm{~V}_{C C}$ falls at $1 \mathrm{~V} / \mathrm{ms}$ or slower | 0.8 | 1.0 |  |  |
| $\mathrm{~V}_{\text {POT+ }}$ | POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.3 | 1.59 |  |

Note: 1. $\mathrm{V}_{\text {РOT- }}$ values are only valid when $B O D$ is disabled. When $B O D$ is enabled $\mathrm{V}_{\text {РOT- }}=\mathrm{V}_{\text {РOT+ }}$.

### 32.3.12 Flash and EEPROM Memory Characteristics

Table 32-73. Endurance and data retention.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Flash | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 10K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 10K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |
|  | EEPROM | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 80K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 30K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |

Table 32-74. Programming time.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Chip erase | 64KB Flash, EEPROM ${ }^{(2)}$ and SRAM erase |  | 55 |  | ms |
|  |  | Page erase |  | 4 |  |  |
|  | Flash | Page write |  | 4 |  |  |
|  |  | Atomic Page Erase and write |  | 8 |  |  |
|  |  | Page erase |  | 4 |  |  |
|  | EEPROM | Page write |  | 4 |  |  |
|  |  | Atomic Page erase and write |  | 8 |  |  |

Notes: 1. Programming is timed from the 2 MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

### 32.3.13 Clock and Oscillator Characteristics

### 32.3.13.1 Calibrated 32.768 kHz Internal Oscillator characteristics

Table 32-75. $\quad 32.768 \mathrm{kHz}$ internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency |  |  | 32.768 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -0.5 |  | 0.5 |  |
|  | User calibration accuracy |  | -0.5 |  | 0.5 |  |

### 32.3.13.2 Calibrated 2MHz RC Internal Oscillator characteristics

Table 32-76. 2 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 1.8 |  | 2.2 |  |
|  | Factory calibrated frequency |  |  | 2.0 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |  |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration stepsize |  |  | 0.21 |  |  |
|  |  |  |  |  |  |  |

32.3.13.3 Calibrated and tunable 32 MHz internal oscillator characteristics

Table 32-77. 32 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 30 |  | 55 |  |
|  | Factory calibrated frequency |  |  | 32 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |  |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration step size |  |  | 0.22 |  |  |

### 32.3.13.4 32kHz Internal ULP Oscillator characteristics

Table 32-78. 32 kHz internal ULP oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Factory calibrated frequency |  |  | 32 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -12 |  | 12 | $\%$ |
|  | Accuracy |  | -30 |  | 30 | $\%$ |

### 32.3.13.5 Internal Phase Locked Loop (PLL) characteristics

Table 32-79. Internal PLL characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input frequency | Output frequency must be within $\mathrm{f}_{\text {OUT }}$ | 0.4 |  | 64 |
| $\mathrm{f}_{\text {OUT }}$ | Output frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 20 |  | 48 |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | MHz |  |  |  |
|  | Start-up time |  | 20 |  | 128 |
|  | Re-lock time |  |  | 25 |  |

Note:

1. The maximum output frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and can never be higher than four times the maximum CPU frequency.

### 32.3.13.6 External clock characteristics

Figure 32-17.External clock drive waveform


Table 32-80. External clock used as system clock without prescaling.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 0 |  | 32 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 83.3 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 31.5 |  |  |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock high time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $t_{C L}$ | Clock low time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $t_{\text {cR }}$ | Rise time (for maximum frequency) | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\Delta \mathrm{t}_{\text {CK }}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |

Note: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

Table 32-81. External clock with prescaler ${ }^{(1)}$ for system clock.

| Symbo <br> I | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(2)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 0 |  | 90 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 0 |  | 142 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 11 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 7 |  |  |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock high time | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock low time | $V_{C C}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{t}_{\mathrm{CR}}$ | Rise time (for maximum frequency) |  |  |  | 1.5 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) |  |  |  | 1.5 |  |
| $\Delta t_{\text {CK }}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and the same applies for all other parameters with supply voltage conditions.

### 32.3.13.7 External 16MHz crystal oscillator and XOSC characteristics

Table 32-82. External 16MHz crystal oscillator and XOSC characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cycle to cycle jitter | XOSCPWR=0 | FRQRANGE=0 |  | <10 |  | ns |
|  |  |  | FRQRANGE=1, 2 , or 3 |  | $<1$ |  |  |
|  |  | XOSCPWR=1 |  |  | $<1$ |  |  |
|  | Long term jitter | XOSCPWR=0 | FRQRANGE=0 |  | <6 |  |  |
|  |  |  | FRQRANGE=1, 2 , or 3 |  | <0.5 |  |  |
|  |  | XOSCPWR=1 |  |  | <0.5 |  |  |
|  | Frequency error | XOSCPWR=0 | FRQRANGE=0 |  | <0.1 |  | \% |
|  |  |  | FRQRANGE=1 |  | $<0.05$ |  |  |
|  |  |  | FRQRANGE=2 or 3 |  | <0.005 |  |  |
|  |  | XOSCPWR=1 |  |  | <0.005 |  |  |
|  | Duty cycle | XOSCPWR=0 | FRQRANGE=0 |  | 40 |  |  |
|  |  |  | FRQRANGE=1 |  | 42 |  |  |
|  |  |  | FRQRANGE=2 or 3 |  | 45 |  |  |
|  |  | XOSCPWR=1 |  |  | 48 |  |  |


| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{Q}}$ | Negative impedance ${ }^{(1)}$ | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, $C L=100 p F$ | 2.4 k |  |  | $\Omega$ |
|  |  |  | 1 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ | 8.7k |  |  |  |
|  |  |  | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ | 2.1k |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 2 MHz crystal | 4.2k |  |  |  |
|  |  |  | 8MHz crystal | 250 |  |  |  |
|  |  |  | 9 MHz crystal | 195 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 8MHz crystal | 360 |  |  |  |
|  |  |  | 9 MHz crystal | 285 |  |  |  |
|  |  |  | 12 MHz crystal | 155 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 9 MHz crystal | 365 |  |  |  |
|  |  |  | 12 MHz crystal | 200 |  |  |  |
|  |  |  | 16 MHz crystal | 105 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=0, } \\ & \text { CL=20pF } \end{aligned}$ | 9 MHz crystal | 435 |  |  |  |
|  |  |  | 12 MHz crystal | 235 |  |  |  |
|  |  |  | 16 MHz crystal | 125 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=1, } \\ & C L=20 p F \end{aligned}$ | 9 MHz crystal | 495 |  |  |  |
|  |  |  | 12 MHz crystal | 270 |  |  |  |
|  |  |  | 16 MHz crystal | 145 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 12 MHz crystal | 305 |  |  |  |
|  |  |  | 16MHz crystal | 160 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 12 MHz crystal | 380 |  |  |  |
|  |  |  | 16 MHz crystal | 205 |  |  |  |
|  | ESR | SF = safety factor |  |  |  | $\min \left(\mathrm{R}_{\mathrm{Q}}\right) / \mathrm{SF}$ | $\mathrm{k} \Omega$ |
|  | Start-up time | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, CL=100pF |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1 } \end{aligned}$ | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 2.6 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2 } \end{aligned}$ | 8 MHz crystal, CL=20pF |  | 0.8 |  | ms |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 12 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 16MHz crystal, CL=20pF |  | 1.4 |  |  |


| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :---: | :---: |
| C $_{\text {XTAL1 }}$ | Parasitic capacitance <br> XTAL1 pin |  |  | 5.9 |  |
| C $_{\text {XTAL2 }}$ | Parasitic capacitance <br> XTAL2 pin |  | 8.3 |  |  |
| C $_{\text {LOAD }}$ | Parasitic capacitance load |  |  | pF |  |

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

### 32.3.13.8 External 32.768 kHz crystal oscillator and TOSC characteristics

Table 32-83. External 32.768 kHz crystal oscillator and TOSC characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESR/R1 | Recommended crystal equivalent series resistance (ESR) | Crystal load capacitance 6.5pF |  |  | 60 | k $\Omega$ |
|  |  | Crystal load capacitance 9.0pF |  |  | 35 |  |
| $\mathrm{C}_{\text {Tosc }}$ | Parasitic capacitance | Normal mode |  | 4.7 |  | pF |
|  |  | Low power mode |  | 5.2 |  |  |
|  | Recommended safety factor | Capacitance load matched to crystal specification | 3 |  |  |  |

Note: 1. See Figure 32-18 on page 117 for definition.
Figure 32-18.TOSC input capacitance.

32.768 KHz crystal

The parasitic capacitance between the TOSC pins is $\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}$ in series as seen from the crystal when oscillating without external capacitors.

### 32.3.14 SPI Characteristics

Figure 32-19.SPI timing requirements in master mode.


Figure 32-20.SPI timing requirements in slave mode.


Table 32-84. SPI timing characteristics and requirements.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCK }}$ | SCK period | Master |  | (See Table 17-4 in XMEGA D Manual) |  | ns |
| $t_{\text {sckw }}$ | SCK high/low width | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {SCKR }}$ | SCK rise time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {SCKF }}$ | SCK fall time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {MIS }}$ | MISO setup to SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MIH }}$ | MISO hold after SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MOS }}$ | MOSI setup SCK | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\mathrm{MOH}}$ | MOSI hold after SCK | Master |  | 1 |  |  |
| $\mathrm{t}_{\text {SSCK }}$ | Slave SCK period | Slave | $4^{*} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $t_{\text {ssckw }}$ | SCK high/low width | Slave | 2*t Clk $_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKR }}$ | SCK rise time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SSCKF }}$ | SCK fall time | Slave |  |  | 1600 |  |
| $t_{\text {SIS }}$ | MOSI setup to SCK | Slave | 3 |  |  |  |
| $\mathrm{t}_{\text {SIH }}$ | MOSI hold after SCK | Slave | $\mathrm{t} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {sss }}$ | $\overline{\mathrm{SS}}$ setup to SCK | Slave | 21 |  |  |  |
| $\mathrm{t}_{\text {SSH }}$ | $\overline{\mathrm{SS}}$ hold after SCK | Slave | 20 |  |  |  |
| $\mathrm{t}_{\text {sos }}$ | MISO setup SCK | Slave |  | 8.0 |  |  |
| $\mathrm{t}_{\mathrm{SOH}}$ | MISO hold after SCK | Slave |  | 13.0 |  |  |
| $\mathrm{t}_{\text {soss }}$ | MISO setup after $\overline{\text { SS }}$ low | Slave |  | 11.0 |  |  |
| $\mathrm{t}_{\text {SOSH }}$ | MISO hold after $\overline{\mathrm{SS}}$ high | Slave |  | 8.0 |  |  |

### 32.3.15 Two-Wire Interface Characteristics

Table 32-85 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 3221.

Figure 32-21.Two-wire Interface bus timing.


Table 32-85. Two-wire interface characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | v |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.5 |  | $0.3 * V_{\text {cc }}$ |  |
| $\mathrm{V}_{\text {hys }}$ | Hysteresis of Schmitt Trigger Inputs |  | $0.05 * \mathrm{~V}_{\mathrm{CC}}{ }^{(1)}$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | 3 mA , sink current | 0 |  | 0.4 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL |  | $20+0.1 \mathrm{C}_{\mathrm{b}^{(1)(2)}}$ |  | 300 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{\text {IHmin }}$ to $\mathrm{V}_{\text {ILmax }}$ | $10 \mathrm{pF}<\mathrm{C}_{\mathrm{b}}<400 \mathrm{pF}^{(2)}$ | $20+0.1 \mathrm{C}_{\mathrm{b}^{(1)(2)}}$ |  | 250 |  |
| $\mathrm{t}_{\text {SP }}$ | Spikes suppressed by input filter |  | 0 |  | 50 |  |
| 1 | Input current for each I/O pin | $0.1 \mathrm{~V}_{\mathrm{CC}}<\mathrm{V}_{1}<0.9 \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Capacitance for each I/O pin |  |  |  | 10 | pF |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | $\mathrm{f}_{\text {PER }}{ }^{(3)}>\max \left(10 \mathrm{f}_{\text {SCL }}, 250 \mathrm{kHz}\right)$ | 0 |  | 400 | kHz |
| $\mathrm{R}_{\mathrm{P}}$ | Value of pull-up resistor | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz} \end{aligned}$ | $\frac{V_{C C}-0.4 V}{3 m A}$ |  | $\begin{aligned} & \frac{100 n s}{C_{b}} \\ & \frac{300 n s}{C_{b}} \end{aligned}$ | $\Omega$ |


| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HD; } \text { STA }}$ | Hold time (repeated) START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| tow | Low period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SLL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {SU; STA }}$ | Set-up time for a repeated START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | Data hold time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0 |  | 0.9 |  |
| $\mathrm{t}_{\text {SU; DAT }}$ | Data setup time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 250 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 100 |  |  |  |
| $\mathrm{t}_{\text {SU; }}$ STo | Setup time for STOP condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $t_{\text {BUF }}$ | Bus free time between a STOP and START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SLL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| Notes: 1. Required only for $\mathrm{f}_{\mathrm{ScL}}>100 \mathrm{kHz}$. <br> 2. $\mathrm{C}_{\mathrm{b}}=$ Capacitance of one bus line in pF . <br> 3. $f_{\text {PER }}=$ Peripheral clock frequency. |  |  |  |  |  |  |

### 32.4 ATxmega128D4

### 32.4.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 32-86 under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 32-86. Absolute maximum ratings.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | -0.3 |  | 4 | V |
| $\mathrm{I}_{\mathrm{VCC}}$ | Current into a $\mathrm{V}_{\mathrm{CC}}$ pin |  |  |  | 200 | mA |
| $\mathrm{I}_{\mathrm{GND}}$ | Current out of a Gnd pin |  |  | 200 | ma |  |
| $\mathrm{V}_{\text {PIN }}$ | Pin voltage with respect to Gnd <br> and $\mathrm{V}_{\mathrm{CC}}$ |  | -0.5 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {PIN }}$ | I/O pin sink/source current |  | -25 |  | 25 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Storage temperature | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |  |  |  | 150 |  |

### 32.4.2 General Operating Ratings

The device must operate within the ratings listed in Table 32-87 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 32-87. General operating conditions.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage |  | 1.60 |  | 3.6 |  |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | 1.60 |  | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature range |  | -40 |  | 85 |  |
| $\mathrm{~T}_{\mathrm{j}}$ | Junction temperature |  | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |

Table 32-88. Operating voltage and frequency.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\mathrm{CPU}}$ | CPU clock frequency | $\mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | 0 |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 0 |  | 32 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | 0 |  | 32 |  |

The maximum CPU clock frequency depends on $\mathrm{V}_{\mathrm{CC}}$. As shown in Figure 32-22 the Frequency vs. $\mathrm{V}_{\mathrm{CC}}$ curve is linear between $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.

Figure 32-22.Maximum Frequency vs. $\mathrm{V}_{\mathrm{Cc}}$.


### 32.4.3 Current consumption

Table 32-89. Current consumption for active mode and sleep modes.


Notes: 1. All Power Reduction Registers set.
2. Maximum limits are based on characterization, and not tested in production.

Table 32-90. Current consumption for modules and peripherals.


Note:

1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Cl} \mathrm{k}_{\mathrm{SYS}}=1 \mathrm{MHz}$ external clock without prescaling, $\mathrm{T}=25^{\circ} \mathrm{C}$ unless other conditions are given.

### 32.4.4 Wake-up time from sleep modes

Table 32-91. Device wake-up time from sleep modes with various system clock sources.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {wakeup }}$ | Wake-up time from Idle, Standby, and Extended Standby mode | External 2MHz clock |  | 2.0 |  | $\mu \mathrm{s}$ |
|  |  | 32.768 kHz internal oscillator |  | 120 |  |  |
|  |  | 2 MHz internal oscillator |  | 2.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 0.2 |  |  |
|  | Wake-up time from Power-save and Power-down mode | External 2MHz clock |  | 4.5 |  |  |
|  |  | 32.768 kHz internal oscillator |  | 320 |  |  |
|  |  | 2 MHz internal oscillator |  | 9.0 |  |  |
|  |  | 32 MHz internal oscillator |  | 5.0 |  |  |

Note:

1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 32-23. All peripherals and modules start execution from the first clock cycle, expect the CPU that is halted for four clock cycles before program execution starts.

Figure 32-23.Wake-up time definition.


### 32.4.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

Table 32-92. I/O pin characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}{ }^{(1) /} \\ & \mathrm{I}_{\mathrm{OL}}{ }^{(2)} \end{aligned}$ | I/O pin source/sink current |  |  | -15 |  | 15 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  | 2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | $V_{C C}=2.0-2.7 \mathrm{~V}$ |  | $0.7 * \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.0 \mathrm{~V}$ |  | $0.7 * \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ |  |
| $V_{\text {IL }}$ | Low level input voltage | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{C C}=2.0-2.7 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{C C}=1.6-2.0 \mathrm{~V}$ |  | -0.3 |  | $0.3 * V_{\text {cc }}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{C C}=3.0-3.6 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 | $0.94 * \mathrm{~V}_{\text {cc }}$ |  |  |
|  |  | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.6 | 2.9 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.1 | 2.6 |  |  |
|  |  | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 1.4 | 1.6 |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\mathrm{V}_{\text {CC }}=3.0-3.6 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  | $0.05 * V_{\text {cc }}$ | 0.4 |  |
|  |  | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.4 | 0.76 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  | 0.3 | 0.64 |  |
|  |  | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  | 0.2 | 0.46 |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input leakage current | $\mathrm{T}=25^{\circ} \mathrm{C}$ |  |  | <0.001 | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{P}}$ | Pull/Buss keeper resistor |  |  |  | 24 |  | $\mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time | No load |  |  | 4 |  | ns |

Notes: 1. The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTA and PORTB must not exceed 100 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTC must not exceed 200 mA .
The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PORTD and pins PE[0-1] on PORTE must not exceed 200 mA . The sum of all $\mathrm{I}_{\mathrm{OH}}$ for PE[2-3] on PORTE, PORTR and PDI must not exceed 100 mA .
2. The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PORTA and PORTB must not exceed 100 mA .

The sum of all $I_{\text {OL }}$ for PORTC must not exceed 200 mA .
The sum of all $I_{\text {OL }}$ for PORTD and pins PE[0-1] on PORTE must not exceed 200 mA . The sum of all $\mathrm{I}_{\mathrm{OL}}$ for PE[2-3] on PORTE, PORTR and PDI must not exceed 100 mA .

### 32.4.6 ADC characteristics

Table 32-93. Power supply, reference and input range.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\text {cc }}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $V_{\text {REF }}$ | Reference voltage |  | 1.0 |  | $\mathrm{AV}_{\mathrm{CC}}-0.6$ |  |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched |  | 4.0 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched |  | 4.4 |  | pF |
| $\mathrm{R}_{\text {AREF }}$ | Reference input resistance | (leakage only) |  | >10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {AREF }}$ | Reference input capacitance | Static load |  | 7.0 |  | pF |
| $\mathrm{V}_{\text {IN }}$ | Input range |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}+0.1$ | V |
|  | Conversion range | Differential mode, Vinp - Vinn | - $\mathrm{V}_{\text {REF }}$ |  | $\mathrm{V}_{\text {REF }}$ |  |
| $\mathrm{V}_{\mathrm{IN}}$ | Conversion range | Single ended unsigned mode, Vinp | - $\Delta \mathrm{V}$ |  | $\mathrm{V}_{\mathrm{REF}}-\Delta \mathrm{V}$ |  |
| $\Delta \mathrm{V}$ | Fixed offset voltage |  |  | 190 |  | LSB |

Table 32-94. Clock and timing.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Clk}_{\text {ADC }}$ | ADC clock frequency | Maximum is $1 / 4$ of Peripheral clock frequency | 100 |  | 1400 | kHz |
|  |  | Measuring internal signals | 100 |  | 125 |  |
| $\mathrm{f}_{\text {CIKADC }}$ | Sample rate |  | 14 |  | 200 | ksps |
| $\mathrm{f}_{\text {ADC }}$ | Sample rate | Current limitation (CURRLIMIT) off |  |  | 200 |  |
|  |  | CURRLIMIT = LOW |  |  | 150 |  |
|  |  | CURRLIMIT = MEDIUM |  |  | 100 |  |
|  |  | CURRLIMIT $=$ HIGH |  |  | 50 |  |
|  | Sampling time | $1 / 2 \mathrm{Clk}_{\text {ADC }}$ cycle | 0.25 |  | 5 | $\mu \mathrm{s}$ |
|  | Conversion time (latency) | $\begin{aligned} & (\text { RES }+2) / 2+\text { GAIN } \\ & \text { RES }=8 \text { or } 12, \text { GAIN }=0,1,2 \text { or } 3 \end{aligned}$ | 5 | 7 | 10 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Start-up time | ADC clock cycles |  | 12 | 24 |  |
|  | A | After changing reference or input mode |  | 7 | 7 | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | ADC setling time | After ADC flush |  | 1 | 1 |  |

Table 32-95. Accuracy characteristics.

| Symbol | Parameter | Condition ${ }^{(2)}$ |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | Programmable to 8 or 12 bit |  | 8 | 12 | 12 | Bits |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | 50ksps | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}<\mathrm{V}_{\mathrm{REF}}<\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | $\pm 1.2$ | $\pm 3$ | Isb |
|  |  |  | All $\mathrm{V}_{\text {ReF }}$ |  | $\pm 1.5$ | $\pm 4$ |  |
|  |  | 200ksps | $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}<\mathrm{V}_{\text {REF }}<\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$ |  | $\pm 1.0$ | $\pm 3$ |  |
|  |  |  | All $\mathrm{V}_{\text {REF }}$ |  | $\pm 1.5$ | $\pm 4$ |  |
| DNL ${ }^{(1)}$ | Differential non-linearity | guaranteed monotonic |  |  | $< \pm 0.8$ | < $\pm 1$ |  |
|  | Offset error |  |  |  | -1 |  | mV |
|  |  | Temperature drift |  |  | <0.01 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  | Operating voltage drift |  |  | <0.6 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Gain error | Differential mode | External reference |  | -1 |  | mV |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 1.6$ |  | 10 |  |  |
|  |  |  | $\mathrm{AV}_{\mathrm{CC}} / 2.0$ |  | 8 |  |  |
|  |  |  | Bandgap |  | $\pm 5$ |  |  |
|  |  | Temperature drift |  |  | <0.02 |  | $\mathrm{mV} / \mathrm{K}$ |
|  |  | Operating voltage drift |  |  | <0.5 |  | $\mathrm{mV} / \mathrm{V}$ |
|  | Noise | Differential mode, shorted input $200 \mathrm{ksps}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{Clk}_{\text {PER }}=16 \mathrm{MHz}$ |  |  | 0.4 |  | mV rms |

Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external $\mathrm{V}_{\text {REF }}$ is used.

Table 32-96. Gain stage characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {in }}$ | Input resistance | Switched in normal mode |  |  | 4.0 |  | k ת |
| $\mathrm{C}_{\text {sample }}$ | Input capacitance | Switched in normal mode |  |  | 4.4 |  | pF |
|  | Signal range | Gain stage output |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.6}$ | V |
|  | Propagation delay | ADC conversion rate |  |  | 1 |  | $\mathrm{Clk}_{\text {ADC }}$ cycles |
|  | Sample rate | Same as ADC |  | 14 |  | 200 | kHz |
| $\mathrm{INL}^{(1)}$ | Integral non-linearity | 50ksps | All gain settings |  | $\pm 1.5$ | $\pm 4$ | Isb |
|  | Gain error | 1x gain, normal mode |  |  | -0.8 |  |  |
|  |  | 8 x gain, normal mode |  |  | -2.5 |  | \% |
|  |  | 64x gain, normal mode |  |  | -3.5 |  |  |
|  | Offset error, input referred | 1x gain, normal mode |  |  | -2 |  |  |
|  |  | 8 x gain, normal mode |  |  | -5 |  | mV |
|  |  | 64x gain, normal mode |  |  | -4 |  |  |
|  | Noise | 1 x gain, normal mode | $\begin{gathered} V_{\mathrm{CC}}=3.6 \mathrm{~V} \\ \text { Ext. } \mathrm{V}_{\mathrm{REF}} \end{gathered}$ |  | 0.5 |  | $\begin{gathered} \mathrm{mV} \\ \mathrm{rms} \end{gathered}$ |
|  |  | 8 x gain, normal mode |  |  | 1.5 |  |  |
|  |  | $64 x$ gain, normal mode |  |  | 11 |  |  |

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for $5 \%$ to $95 \%$ input voltage range.

### 32.4.7 Analog Comparator Characteristics

Table 32-97. Analog comparator characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {off }}$ | Input offset voltage |  |  |  | $< \pm 10$ |  | mV |
| $\mathrm{I}_{\mathrm{k}}$ | Input leakage current |  |  |  | <1 |  | nA |
|  | Input voltage range |  |  | -0.1 |  | $\mathrm{AV}_{\mathrm{CC}}$ | V |
|  | AC startup time |  |  |  | 100 |  | $\mu \mathrm{s}$ |
| $V_{\text {hys1 }}$ | Hysteresis, none |  |  |  | 0 |  |  |
| $V_{\text {hys2 }}$ | Hysteresis, small |  |  |  | 13 |  | mV |
| $V_{\text {hys } 3}$ | Hysteresis, large |  |  |  | 30 |  |  |
|  | Propagation delay | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{~T}=85^{\circ} \mathrm{C}$ | mode $=\mathrm{HS}$ |  | 30 | 90 | ns |
| delay | Propagation delay |  |  |  | 30 |  |  |
|  | 64-Level voltage scaler | Integral non-linearity |  |  | 0.3 | 0.5 | Isb |

### 32.4.8 Bandgap and Internal 1.0V Reference Characteristics

Table 32-98. Bandgap and Internal 1.0V reference characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Startup time | As reference for ADC | $1 \mathrm{Clk}_{\text {PER }}+2.5 \mu \mathrm{~s}$ |  |  | $\mu \mathrm{s}$ |
|  |  | As input voltage to ADC and AC |  | 1.5 |  |  |
|  | Bandgap voltage |  |  | 1.1 |  | V |
| INT1V | Internal 1.00V reference | $\mathrm{T}=85^{\circ} \mathrm{C}$, after calibration | 0.99 | 1.0 | 1.01 |  |
|  | Variation over voltage and temperature | Relative to $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | $\pm 1.5$ |  | \% |

### 32.4.9 Brownout Detection Characteristics

Table 32-99. Brownout detection characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BOT }}$ | BOD level 0 falling $\mathrm{V}_{\mathrm{Cc}}$ |  | 1.60 | 1.62 | 1.72 | V |
|  | BOD level 1 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.8 |  |  |
|  | BOD level 2 falling $\mathrm{V}_{\mathrm{Cc}}$ |  |  | 2.0 |  |  |
|  | $B O D$ level 3 falling $V_{C C}$ |  |  | 2.2 |  |  |
|  | BOD level 4 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.4 |  |  |
|  | BOD level 5 falling $\mathrm{V}_{\mathrm{cc}}$ |  |  | 2.6 |  |  |
|  | BOD level 6 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 2.8 |  |  |
|  | BOD level 7 falling $\mathrm{V}_{\mathrm{CC}}$ |  |  | 3.0 |  |  |
| $\mathrm{t}_{\text {BOD }}$ | Detection time | Continuous mode |  | 0.4 |  | $\mu \mathrm{s}$ |
|  |  | Sampled mode |  | 1000 |  |  |
| $\mathrm{V}_{\text {HYST }}$ | Hysteresis |  |  | 1.2 |  | \% |

### 32.4.10 External Reset Characteristics

Table 32-100.External reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {EXT }}$ | Minimum reset pulse width |  | 1000 | 95 |  | ns |
| $\mathrm{V}_{\text {RST }}$ | Reset threshold voltage ( $\mathrm{V}_{\mathrm{IH}}$ ) | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | $0.60 * V_{\text {cc }}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=1.6-2.7 \mathrm{~V}$ | $0.60 * V_{\text {cc }}$ |  | $0.50 * V_{\text {cc }}$ |  |
|  | Reset threshold voltage ( $\mathrm{V}_{\text {IL }}$ ) | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  |  | $0.40 * V_{\text {cc }}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.6-2.7 \mathrm{~V}$ |  |  | $0.50 * V_{\text {cc }}$ |  |
| $\mathrm{R}_{\text {RST }}$ | Reset pin pull-up resistor |  |  | 25 |  | $\mathrm{k} \Omega$ |

### 32.4.11 Power-on Reset Characteristics

Table 32-101.Power-on reset characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POT- }}{ }^{(1)}$ | POR threshold voltage falling $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ falls faster than $1 \mathrm{~V} / \mathrm{ms}$ | 0.4 | 1.0 |  |  |
|  |  | $\mathrm{~V}_{\mathrm{CC}}$ falls at $1 \mathrm{~V} / \mathrm{ms}$ or slower | 0.8 | 1.0 |  |  |
| $\mathrm{~V}_{\text {POT+ }}$ | POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$ |  |  | 1.3 | 1.59 |  |

Note: 1. $V_{\text {РOT- }}$ values are only valid when $B O D$ is disabled. When $B O D$ is enabled $V_{\text {POT- }}=V_{\text {POT+ }}$.

### 32.4.12 Flash and EEPROM Memory Characteristics

Table 32-102.Endurance and data retention.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Flash | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 10K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 10K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |
|  | EEPROM | Write/erase cycles | $25^{\circ} \mathrm{C}$ | 80K |  |  | Cycle |
|  |  |  | $85^{\circ} \mathrm{C}$ | 30K |  |  |  |
|  |  | Data retention | $25^{\circ} \mathrm{C}$ | 100 |  |  | Year |
|  |  |  | $55^{\circ} \mathrm{C}$ | 25 |  |  |  |

Table 32-103.Programming time.

| Symbol | Parameter | Condition | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Chip erase | 64KB Flash, EEPROM ${ }^{(2)}$ and SRAM erase |  | 55 |  | ms |
|  |  | Page erase |  | 4 |  |  |
|  | Flash | Page write |  | 4 |  |  |
|  |  | Atomic Page Erase and write |  | 8 |  |  |
|  |  | Page erase |  | 4 |  |  |
|  | EEPROM | Page write |  | 4 |  |  |
|  |  | Atomic Page erase and write |  | 8 |  |  |

Notes: 1. Programming is timed from the 2 MHz internal oscillator.
2. EEPROM is not erased if the EESAVE fuse is programmed.

### 32.4.13 Clock and Oscillator Characteristics

### 32.4.13.1 Calibrated 32.768 kHz Internal Oscillator characteristics

Table 32-104. 32.768 kHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency |  |  | 32.768 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -0.5 |  | 0.5 |  |
|  | User calibration accuracy |  | -0.5 |  | 0.5 |  |

### 32.4.13.2 Calibrated 2 MHz RC Internal Oscillator characteristics

Table 32-105. 2 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 1.8 |  | 2.2 |  |
|  | Factory calibrated frequency |  |  | 2.0 |  |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |  |
|  | User calibration accuracy |  | -0.2 |  | 0.2 | $\%$ |
|  | DFLL calibration stepsize |  |  | 0.21 |  |  |

32.4.13.3 Calibrated and tunable 32 MHz internal oscillator characteristics

Table 32-106. 32 MHz internal oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  | Frequency range | DFLL can tune to this frequency over <br> voltage and temperature | 30 |  | 55 |
|  | Factory calibrated frequency |  |  | 32 |  |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -1.5 |  | 1.5 |
|  | User calibration accuracy |  | -0.2 |  | 0.2 |
|  | DFLL calibration step size |  |  | 0.22 |  |

### 32.4.13.4 32kHz Internal ULP Oscillator characteristics

Table 32-107. 32kHz internal ULP oscillator characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Factory calibrated frequency |  |  | 32 |  | kHz |
|  | Factory calibration accuracy | $\mathrm{T}=85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | -12 |  | 12 | $\%$ |
|  | Accuracy |  | -30 |  | 30 | $\%$ |

### 32.4.13.5 Internal Phase Locked Loop (PLL) characteristics

Table 32-108. Internal PLL characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input frequency | Output frequency must be within $\mathrm{f}_{\text {OUT }}$ | 0.4 |  | 64 |
| $\mathrm{f}_{\text {OUT }}$ | Output frequency ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{CC}}=1.6-1.8 \mathrm{~V}$ | 20 |  | 48 |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | MHz |  |  |  |
|  | Start-up time |  | 20 |  | 128 |
|  | Re-lock time |  |  | 25 |  |

Note:

1. The maximum output frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and can never be higher than four times the maximum CPU frequency.

### 32.4.13.6 External clock characteristics

Figure 32-24.External clock drive waveform


Table 32-109. External clock used as system clock without prescaling.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(1)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 0 |  | 12 | MHz |
|  |  | $V_{C C}=2.7-3.6 \mathrm{~V}$ | 0 |  | 32 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $V_{C C}=1.6-1.8 \mathrm{~V}$ | 83.3 |  |  | ns |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 31.5 |  |  |  |
| $t_{\text {CH }}$ | Clock high time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock low time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 30.0 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 12.5 |  |  |  |
| $t_{\text {CR }}$ | Rise time (for maximum frequency) | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ |  |  | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ |  |  | 3 |  |
| $\Delta t_{\text {CK }}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |

Note: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

Table 32-110. External clock with prescaler ${ }^{(1)}$ for system clock.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{\mathrm{CK}}$ | Clock frequency ${ }^{(2)}$ | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 0 |  | 90 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V}$ | 0 |  | 142 |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock period | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 11 |  |  | ns |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 7 |  |  |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock high time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock low time | $\mathrm{V}_{C C}=1.6-1.8 \mathrm{~V}$ | 4.5 |  |  |  |
|  |  | $\mathrm{V}_{C C}=2.7-3.6 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{t}_{\mathrm{CR}}$ | Rise time (for maximum frequency) |  |  |  | 1.5 |  |
| $\mathrm{t}_{\mathrm{CF}}$ | Fall time (for maximum frequency) |  |  |  | 1.5 |  |
| $\Delta t_{\text {CK }}$ | Change in period from one clock cycle to the next |  |  |  | 10 | \% |

Notes: 1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.8 V and 2.7 V , and the same applies for all other parameters with supply voltage conditions.
32.4.13.7 External 16MHz crystal oscillator and XOSC characteristics

Table 32-111. External 16MHz crystal oscillator and XOSC characteristics.

| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cycle to cycle jitter | XOSCPWR=0 | FRQRANGE=0 |  | <10 |  | ns |
|  |  |  | FRQRANGE=1, 2 , or 3 |  | <1 |  |  |
|  |  | XOSCPWR=1 |  |  | $<1$ |  |  |
|  | Long term jitter | XOSCPWR=0 | FRQRANGE=0 |  | <6 |  |  |
|  |  |  | FRQRANGE=1, 2, or 3 |  | <0.5 |  |  |
|  |  | XOSCPWR=1 |  |  | <0.5 |  |  |
|  | Frequency error | XOSCPWR=0 | FRQRANGE=0 |  | <0.1 |  | \% |
|  |  |  | FRQRANGE=1 |  | <0.05 |  |  |
|  |  |  | FRQRANGE=2 or 3 |  | <0.005 |  |  |
|  |  | XOSCPWR=1 |  |  | <0.005 |  |  |
|  | Duty cycle | XOSCPWR=0 | FRQRANGE=0 |  | 40 |  |  |
|  |  |  | FRQRANGE=1 |  | 42 |  |  |
|  |  |  | FRQRANGE=2 or 3 |  | 45 |  |  |
|  |  | XOSCPWR=1 |  |  | 48 |  |  |


| Symbol | Parameter | Condition |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{Q}}$ | Negative impedance ${ }^{(1)}$ | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, $C L=100 \mathrm{pF}$ | 2.4k |  |  | $\Omega$ |
|  |  |  | 1 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ | 8.7k |  |  |  |
|  |  |  | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ | 2.1k |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 2 MHz crystal | 4.2k |  |  |  |
|  |  |  | 8MHz crystal | 250 |  |  |  |
|  |  |  | 9 MHz crystal | 195 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 8MHz crystal | 360 |  |  |  |
|  |  |  | 9 MHz crystal | 285 |  |  |  |
|  |  |  | 12MHz crystal | 155 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 9 MHz crystal | 365 |  |  |  |
|  |  |  | 12MHz crystal | 200 |  |  |  |
|  |  |  | 16MHz crystal | 105 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=0, } \\ & \text { CL=20pF } \end{aligned}$ | 9MHz crystal | 435 |  |  |  |
|  |  |  | 12 MHz crystal | 235 |  |  |  |
|  |  |  | 16MHz crystal | 125 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=1, } \\ & \text { CL=20pF } \end{aligned}$ | 9MHz crystal | 495 |  |  |  |
|  |  |  | 12 MHz crystal | 270 |  |  |  |
|  |  |  | 16MHz crystal | 145 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=2, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal | 305 |  |  |  |
|  |  |  | 16MHz crystal | 160 |  |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3, } \\ & \text { CL=20pF } \end{aligned}$ | 12MHz crystal | 380 |  |  |  |
|  |  |  | 16MHz crystal | 205 |  |  |  |
|  | ESR | SF = safety factor |  |  |  | $\min \left(\mathrm{R}_{\mathrm{Q}}\right) / \mathrm{SF}$ | $\mathrm{k} \Omega$ |
|  | Start-up time | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=0 } \end{aligned}$ | 0.4 MHz resonator, $C L=100 \mathrm{pF}$ |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=1 } \end{aligned}$ | 2 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 2.6 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=2 } \end{aligned}$ | 8 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 0.8 |  | ms |
|  |  | $\begin{aligned} & \text { XOSCPWR=0, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 12 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 1.0 |  |  |
|  |  | $\begin{aligned} & \text { XOSCPWR=1, } \\ & \text { FRQRANGE=3 } \end{aligned}$ | 16 MHz crystal, $\mathrm{CL}=20 \mathrm{pF}$ |  | 1.4 |  |  |


| Symbol | Parameter | Condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :---: |
| C XTAL1 | Parasitic capacitance <br> XTAL1 pin |  |  | 5.9 |  |
| C $_{\text {XTAL2 }}$ | Parasitic capacitance <br> XTAL2 pin |  | 8.3 |  |  |
| C $_{\text {LOAD }}$ | Parasitic capacitance load |  |  | pF |  |

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.

### 32.4.13.8 External 32.768 kHz crystal oscillator and TOSC characteristics

Table 32-112. External 32.768 kHz crystal oscillator and TOSC characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| ESR/R1 | Recommended crystal equivalent <br> series resistance (ESR) | Crystal load capacitance 6.5 pF |  |  | 60 |  |
|  | Parasitic capacitance | Crystal load capacitance 9.0 pF |  |  | 35 |  |
|  | Recommended safety factor | Normal mode |  | 4.7 |  |  |
|  | Low power mode |  | 5.2 |  |  |  |
|  |  | Capacitance load matched to <br> crystal specification | 3 |  |  |  |

Note: 1. See Figure 32-25 for definition.
Figure 32-25.TOSC input capacitance.

32.768 KHz crystal

The parasitic capacitance between the TOSC pins is $\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}$ in series as seen from the crystal when oscillating without external capacitors.

### 32.4.14 SPI Characteristics

Figure 32-26.SPI timing requirements in master mode.
$\overline{S S}$


Figure 32-27.SPI timing requirements in slave mode.


Table 32-113. SPI timing characteristics and requirements.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCK }}$ | SCK period | Master |  | (See Table 17-4 in XMEGA D Manual) |  | ns |
| $t_{\text {sckw }}$ | SCK high/low width | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\text {SCKR }}$ | SCK rise time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {SCKF }}$ | SCK fall time | Master |  | 2.7 |  |  |
| $\mathrm{t}_{\text {MIS }}$ | MISO setup to SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MIH }}$ | MISO hold after SCK | Master |  | 10 |  |  |
| $\mathrm{t}_{\text {MOS }}$ | MOSI setup SCK | Master |  | 0.5*SCK |  |  |
| $\mathrm{t}_{\mathrm{MOH}}$ | MOSI hold after SCK | Master |  | 1 |  |  |
| $\mathrm{t}_{\text {SSCK }}$ | Slave SCK period | Slave | $4^{*} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $t_{\text {ssckw }}$ | SCK high/low width | Slave | 2*t Clk $_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {SSCKR }}$ | SCK rise time | Slave |  |  | 1600 |  |
| $\mathrm{t}_{\text {SSCKF }}$ | SCK fall time | Slave |  |  | 1600 |  |
| $t_{\text {SIS }}$ | MOSI setup to SCK | Slave | 3 |  |  |  |
| $\mathrm{t}_{\text {SIH }}$ | MOSI hold after SCK | Slave | $\mathrm{t} \mathrm{Clk}_{\text {PER }}$ |  |  |  |
| $\mathrm{t}_{\text {sss }}$ | $\overline{\mathrm{SS}}$ setup to SCK | Slave | 21 |  |  |  |
| $\mathrm{t}_{\text {SSH }}$ | $\overline{\mathrm{SS}}$ hold after SCK | Slave | 20 |  |  |  |
| $\mathrm{t}_{\text {sos }}$ | MISO setup SCK | Slave |  | 8.0 |  |  |
| $\mathrm{t}_{\mathrm{SOH}}$ | MISO hold after SCK | Slave |  | 13.0 |  |  |
| $\mathrm{t}_{\text {soss }}$ | MISO setup after $\overline{\text { SS }}$ low | Slave |  | 11.0 |  |  |
| $\mathrm{t}_{\text {SOSH }}$ | MISO hold after $\overline{\mathrm{SS}}$ high | Slave |  | 8.0 |  |  |

### 32.4.15 Two-Wire Interface Characteristics

Table 32-114 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 3228.

Figure 32-28.Two-wire Interface bus timing.


Table 32-114. Two-wire interface characteristics.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | v |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.5 |  | $0.3 * V_{c c}$ |  |
| $V_{\text {hys }}$ | Hysteresis of Schmitt Trigger Inputs |  | $0.05 * \mathrm{~V}_{\mathrm{cc}}{ }^{(1)}$ |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | 3 mA , sink current | 0 |  | 0.4 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time for both SDA and SCL |  | $20+0.1 \mathrm{C}_{\mathrm{b}^{(1)(2)}}$ |  | 300 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time from $\mathrm{V}_{\mathrm{IH} \text { min }}$ to $\mathrm{V}_{\text {ILmax }}$ | $10 \mathrm{pF}<\mathrm{C}_{\mathrm{b}}<400 \mathrm{pF}^{(2)}$ | $20+0.1 \mathrm{C}_{\mathrm{b}^{(1)(2)}}$ |  | 250 |  |
| $\mathrm{t}_{\text {SP }}$ | Spikes suppressed by input filter |  | 0 |  | 50 |  |
| 1 | Input current for each I/O pin | $0.1 \mathrm{~V}_{\mathrm{CC}}<\mathrm{V}_{1}<0.9 \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Capacitance for each I/O pin |  |  |  | 10 | pF |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | $\mathrm{f}_{\text {PER }}{ }^{(3)}>\max \left(10 \mathrm{f}_{\text {SCL }}, 250 \mathrm{kHz}\right)$ | 0 |  | 400 | kHz |
| $\mathrm{R}_{\mathrm{P}}$ | Value of pull-up resistor | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}} \leq 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{SCL}}>100 \mathrm{kHz} \end{aligned}$ | $\frac{V_{C C}-0.4 V}{3 m A}$ |  | $\begin{aligned} & \frac{100 n s}{C_{b}} \\ & \frac{300 n s}{C_{b}} \end{aligned}$ | $\Omega$ |


| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HD; } \text { STA }}$ | Hold time (repeated) START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| tow | Low period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SLL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SCL clock | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\text {SU; STA }}$ | Set-up time for a repeated START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | Data hold time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 0 |  | 3.45 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0 |  | 0.9 |  |
| $\mathrm{t}_{\text {SU; DAT }}$ | Data setup time | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 250 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 100 |  |  |  |
| $\mathrm{t}_{\text {SU; }}$ STo | Setup time for STOP condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.0 |  |  |  |
|  |  | $\mathrm{f}_{\text {SCL }}>100 \mathrm{kHz}$ | 0.6 |  |  |  |
| $t_{\text {BUF }}$ | Bus free time between a STOP and START condition | $\mathrm{f}_{\text {SCL }} \leq 100 \mathrm{kHz}$ | 4.7 |  |  |  |
|  |  | $\mathrm{f}_{\text {SLL }}>100 \mathrm{kHz}$ | 1.3 |  |  |  |
| Notes: 1. Required only for $\mathrm{f}_{\mathrm{ScL}}>100 \mathrm{kHz}$. <br> 2. $\mathrm{C}_{\mathrm{b}}=$ Capacitance of one bus line in pF . <br> 3. $f_{\text {PER }}=$ Peripheral clock frequency. |  |  |  |  |  |  |

1

## 33. Typical Characteristics

### 33.1 ATxmega16D4

### 33.1.1 Current consumption

33.1.1.1 Active mode supply current

Figure 33-1. Active supply current vs. frequency.
$f_{S Y S}=0-1 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 33-2. Active supply current vs. frequency.

$$
f_{S Y S}=1-32 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-3. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{\text {SYS }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 33-4. Active mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$.

## $f_{\text {SYS }}=1 \mathrm{MHz}$ external clock.



Figure 33-5. Active mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$ $f_{S Y S}=2 M H z$ internal oscillator.


Figure 33-6. Active mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$.
$f_{S Y S}=32 \mathrm{MHz}$ internal oscillator prescaled to $\mathbf{8 M H z}$.


Figure 33-7. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$ $f_{\text {SYS }}=32 \mathrm{MHz}$ internal oscillator.

33.1.1.2 Idle mode supply current

Figure 33-8. Idle mode supply current vs. frequency.
$f_{\text {SYS }}=0-1 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 33-9. Idle mode supply current vs. frequency.

$$
f_{S Y S}=1-32 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-10. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{\text {SYS }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 33-11. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{S Y S}=1 \mathrm{MHz}$ external clock.


Figure 33-12. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{S Y S}=2 M H z$ internal oscillator.


Figure 33-13. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{S Y S}=32 \mathrm{MHz}$ internal oscillator prescaled to $\mathbf{8 M H z}$.


Figure 33-14. Idle mode current vs. $\mathrm{V}_{\mathrm{cc}}$.
$f_{\text {SYS }}=32 \mathrm{MHz}$ internal oscillator.


### 33.1.1.3 Power-down mode supply current

Figure 33-15. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$ All functions disabled.


Figure 33-16. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. Watchdog and sampled BOD enabled.


Figure 33-17. Power-down mode supply current vs. Temperature.
Watchdog and sampled BOD enabled and running from internal ULP oscillator.

33.1.1.4 Power-save mode supply current

Figure 33-18. Power-save mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$.
Real Time Counter enabled and running from 1.024 kHz output of 32.768 kHz TOSC.


### 33.1.1.5 Standby mode supply current

Figure 33-19.Standby supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
Standby, $f_{S Y S}=1 \mathrm{MHz}$.


Figure 33-20.Standby supply current vs. $\mathrm{V}_{\mathrm{cc}}$.
$25^{\circ} \mathrm{C}$, running from different crystal oscillators.


### 33.1.2 I/O Pin Characteristics

### 33.1.2.1 Pull-up

Figure 33-21.I/O pin pull-up resistor current vs. input voltage.


Figure 33-22. I/O pin pull-up resistor current vs. input voltage.


Figure 33-23. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c C}=3.3 \mathrm{~V}
$$



### 33.1.2.2 Output Voltage vs. Sink/Source Current

Figure 33-24. l/O pin output voltage vs. source current.


Figure 33-25. I/O pin output voltage vs. source current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-26.I/O pin output voltage vs. source current.
$V_{c c}=3.3 \mathrm{~V}$.


Figure 33-27.I/O pin output voltage vs. source current.


Figure 33-28.I/O pin output voltage vs. sink current.

$$
v_{c c}=1.8 \mathrm{~V} .
$$



Figure 33-29. I/O pin output voltage vs. sink current.
$V_{c c}=3.0 \mathrm{~V}$.


Figure 33-30. I/O pin output voltage vs. sink current.
$v_{c C}=3.3 \mathrm{~V}$.


Figure 33-31.I/O pin output voltage vs. sink current.

33.1.2.3 Thresholds and Hysteresis

Figure 33-32. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.

$$
T=25^{\circ} \mathrm{C} .
$$



Figure 33-33.I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{CC}}$. $V_{I H}$ I/O pin read as " 1 ".


Figure 33-34. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$. $V_{I L}$ I/O pin read as " 0 ".


Figure 33-35. I/O pin input hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.1.3 ADC Characteristics

Figure 33-36.INL error vs. external $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 33-37.INL error vs. sample rate.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V} \text { external. }
$$



Figure 33-38.INL error vs. input code.


Figure 33-39.DNL error vs. external $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 33-40.DNL error vs. sample rate.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V}$ external.


Figure 33-41.DNL error vs. input code.


Figure 33-42. Gain error vs. $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} \mathrm{C}, V_{c C}=3.6 \mathrm{~V}, A D C \text { sample rate }=200 \mathrm{ksps} .
$$



Figure 33-43. Gain error vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
T=25^{\circ} \mathrm{C}, V_{R E F}=\text { external } 1.0 \mathrm{~V}, A D C \text { sample rate }=200 \mathrm{ksps} .
$$



Figure 33-44. Offset error vs. $\mathrm{V}_{\text {REF }}$ -

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, A D C \text { sample rate }=200 \mathrm{ksps} .
$$



Figure 33-45. Gain error vs. temperature.

$$
V_{C C}=3.0 \mathrm{~V}, V_{R E F}=\text { external } 2.0 \mathrm{~V}
$$



Figure 33-46.Offset error vs. $\mathrm{V}_{\mathrm{CC}}$. $T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external $1.0 \mathrm{~V}, A D C$ sample rate $=200 \mathrm{ksps}$.


### 33.1.4 Analog Comparator Characteristics

Figure 33-47.Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$. High speed, small hysteresis.


Figure 33-48. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$ High speed, large hysteresis.


Figure 33-49. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$ Low power, small hysteresis.


Figure 33-50.Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$. Low power, large hysteresis.


Figure 33-51.Analog comparator current source vs. calibration value.

$$
T=25^{\circ} \mathrm{C} .
$$



Figure 33-52.Analog comparator current source vs. calibration value.

$$
v_{c c}=3.0 \mathrm{v} .
$$



Figure 33-53.Voltage scaler INL vs. SCALEFAC.

$$
T=25^{\circ} \mathrm{C}, V_{c C}=3.0 \mathrm{~V}
$$



### 33.1.5 Internal 1.0V reference Characteristics

Figure 33-54.ADC Internal 1.0V reference vs. temperature.


### 33.1.6 BOD Characteristics

Figure 33-55.BOD thresholds vs. temperature.
$B O D$ level $=1.6 \mathrm{~V}$.


Figure 33-56.BOD thresholds vs. temperature.
$B O D$ level $=3.0 \mathrm{~V}$.


### 33.1.7 External Reset Characteristics

Figure 33-57.Minimum Reset pin pulse width vs. $\mathrm{V}_{\mathrm{Cc}}$.


Figure 33-58. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=1.8 \mathrm{~V} .
$$



Figure 33-59.Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.0 \mathrm{~V} .
$$



Figure 33-60.Reset pin pull-up resistor current vs. reset pin voltage.


Figure 33-61. Reset pin input threshold voltage vs. $\mathbf{V}_{\mathrm{cc}}$.
$V_{I H}$-Reset pin read as " 1 ".


Figure 33-62. Reset pin input threshold voltage vs. $\mathbf{V}_{\mathrm{Cc}}$. $V_{I L}$ - Reset pin read as " 0 ".


### 33.1.8 Power-on Reset Characteristics

Figure 33-63. Power-on reset current consumption vs. $\mathrm{V}_{\mathrm{cc}}$.
$B O D$ level $=3.0 \mathrm{~V}$, enabled in continuous mode.


Figure 33-64. Power-on reset current consumption vs. $\mathrm{V}_{\mathrm{cc}}$ $B O D$ level $=3.0 \mathrm{~V}$, enabled in sampled mode.


### 33.1.9 Oscillator Characteristics

### 33.1.9.1 Ultra Low-Power internal oscillator

Figure 33-65.Ultra Low-Power internal oscillator frequency vs. temperature.


### 33.1.9.2 32.768 kHz Internal Oscillator

Figure $33-66$. 32.768 kHz internal oscillator frequency vs. temperature.


Figure 33-67. 32.768 kHz internal oscillator frequency vs. calibration value.

$$
V_{c C}=3.0 \mathrm{~V}, T=25^{\circ} \mathrm{C} .
$$



### 33.1.9.3 2MHz Internal Oscillator

Figure 33-68. 2 MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure 33-69. 2MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator .


Figure 33-70. 2MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3 v .
$$



### 33.1.9.4 32MHz Internal Oscillator

Figure 33-71. 32 MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure 33-72. 32MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 33-73. 32MHz internal oscillator CALA calibration step size.

$$
V_{c c}=3.0 \mathrm{~V} .
$$


33.1.9.5 32 MHz internal oscillator calibrated to 48 MHz

Figure 33-74. 48MHz internal oscillator frequency vs. temperature. DFLL disabled.


Figure $33-75$. 48 MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 33-76. 48MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3.0 \mathrm{v} .
$$



### 33.1.10 Two-Wire Interface characteristics

Figure 33-77.SDA hold time vs. temperature.


Figure 33-78.SDA hold time vs. supply voltage.


### 33.1.11 PDI characteristics

Figure 33-79.Maximum PDI frequency vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.2 ATxmega32D4

### 33.2.1 Current consumption

33.2.1.1 Active mode supply current

Figure 33-80. Active supply current vs. frequency.

$$
f_{\text {SYS }}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-81. Active supply current vs. frequency.
$f_{\text {SYS }}=1-32 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Frequency [MHz]

Figure 33-82. Active mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
f_{S Y S}=32.768 \mathrm{kHz} \text { internal oscillator. }
$$



Figure 33-83. Active mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$. $f_{S Y S}=1 \mathrm{MHz}$ external clock.


Figure 33-84. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{S Y S}=2 M H z ~ i n t e r n a l ~ o s c i l l a t o r .
$$



Figure 33-85. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{\text {SYS }}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-86. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{\text {SYS }}=32 \mathrm{MHz} \text { internal oscillator. }
$$


33.2.1.2 Idle mode supply current

Figure 33-87. Idle mode supply current vs. frequency.

$$
f_{S Y S}=0-1 M H z \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-88. Idle mode supply current vs. frequency.

$$
f_{S Y S}=1-32 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-89. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{\text {SYS }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 33-90. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

## $f_{S Y S}=1 \mathrm{MHz}$ external clock.



Figure 33-91. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{S Y S}=2 M H z$ internal oscillator.


Figure 33-92. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{S Y S}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-93. Idle mode current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$\boldsymbol{f}_{\text {sys }}=32 \mathrm{MHz}$ internal oscillator.


### 33.2.1.3 Power-down mode supply current

Figure 33-94. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. All functions disabled.


Figure 33-95. Power-down mode supply current vs. $\mathbf{V}_{\text {cc }}$. Watchdog and sampled BOD enabled.


Figure 33-96.Power-down mode supply current vs. Temperature.
Watchdog and sampled BOD enabled and running from internal ULP oscillator.


### 33.2.1.4 Power-save mode supply current

Figure 33-97.Power-save mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
Real Time Counter enabled and running from 1.024 kHz output of 32.768 kHz TOSC.


### 33.2.1.5 Standby mode supply current

Figure 33-98. Standby supply current vs. $\mathrm{V}_{\mathrm{CC}}$.
Standby, $f_{S Y S}=1 \mathrm{MHz}$.


Figure 33-99. Standby supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$25^{\circ} \mathrm{C}$, running from different crystal oscillators.


### 33.2.2 I/O Pin Characteristics

### 33.2.2.1 Pull-up

Figure 33-100. I/O pin pull-up resistor current vs. input voltage.


Figure 33-101. I/O pin pull-up resistor current vs. input voltage.

$$
V_{c c}=3.0 \mathrm{~V} .
$$



Figure 33-102. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c C}=3.3 \mathrm{~V}
$$



### 33.2.2.2 Output Voltage vs. Sink/Source Current

Figure 33-103. I/O pin output voltage vs. source current.

$$
v_{c c}=1.8 \mathrm{~V} .
$$



Figure 33-104. I/O pin output voltage vs. source current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-105. I/O pin output voltage vs. source current.

$$
V_{c c}=3.3 V
$$



Figure 33-106. I/O pin output voltage vs. source current.


Figure 33-107. I/O pin output voltage vs. sink current.

$$
v_{c c}=1.8 \mathrm{~V}
$$



Figure 33-108. I/O pin output voltage vs. sink current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-109. I/O pin output voltage vs. sink current.

$$
v_{c c}=3.3 \mathrm{~V} .
$$



Figure 33-110. I/O pin output voltage vs. sink current.

33.2.2.3 Thresholds and Hysteresis

Figure 33-111. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
T=25^{\circ} \mathrm{C} .
$$



Figure 33-112. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{CC}}$.

## $V_{I H}$ I/O pin read as " 1 ".



Figure 33-113. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{CC}}$. $V_{\text {IL }} I / O$ pin read as " 0 ".


Figure 33-114. I/O pin input hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$.


### 33.2.3 ADC Characteristics

Figure 33-115. INL error vs. external $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 33-116. INL error vs. sample rate.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V}$ external.


Figure 33-117. INL error vs. input code.


Figure 33-118. DNL error vs. external $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V} \text {, external reference. }
$$



Figure 33-119. DNL error vs. sample rate.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V}$ external.


Figure 33-120. DNL error vs. input code.


Figure 33-121. Gain error vs. $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{c C}=3.6 \mathrm{~V}, A D C$ sample rate $=200 \mathrm{ksps}$.


Figure 33-122. Gain error vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
T=25^{\circ} \mathrm{C}, V_{R E F}=\text { external } 1.0 \mathrm{~V}, \text { ADC sample rate }=200 \mathrm{ksps} .
$$



Figure 33-123. Offset error vs. $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} C, V_{C C}=3.6 V, A D C \text { sample rate }=200 \mathrm{ksps} .
$$



Figure 33-124. Gain error vs. temperature.

$$
V_{C C}=3.0 \mathrm{~V}, V_{R E F}=\text { external } 2.0 \mathrm{~V}
$$



Figure 33-125. Offset error vs. $\mathrm{V}_{\mathrm{CC}}$. $T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external 1.0 V, ADC sample rate $=200 \mathrm{ksps}$.


### 33.2.4 Analog Comparator Characteristics

Figure 33-126. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$. High speed, small hysteresis.


Figure 33-127. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$. High speed, large hysteresis.


Figure 33-128. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$ • Low power, small hysteresis.


Figure 33-129. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$. Low power, large hysteresis.


Figure 33-130. Analog comparator current source vs. calibration value.

$$
T=25^{\circ} \mathrm{C} .
$$



Figure 33-131. Analog comparator current source vs. calibration value.


Figure 33-132. Voltage scaler INL vs. SCALEFAC.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.0 \mathrm{~V}
$$



### 33.2.5 Internal 1.0V reference Characteristics

Figure 33-133. ADC Internal 1.0V reference vs. temperature.


### 33.2.6 BOD Characteristics

Figure 33-134. BOD thresholds vs. temperature.
$B O D$ level $=1.6 \mathrm{~V}$.


Figure 33-135. BOD thresholds vs. temperature.
$B O D$ level $=3.0 \mathrm{~V}$.


### 33.2.7 External Reset Characteristics

Figure 33-136. Minimum Reset pin pulse width vs. $\mathrm{V}_{\mathrm{cc}}$.


Figure 33-137. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=1.8 \mathrm{~V}
$$



Figure 33-138. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.0 \mathrm{~V} .
$$



Figure 33-139. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.3 \mathrm{~V} .
$$



Figure 33-140. Reset pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{I H}$-Reset pin read as " 1 ".


Figure 33-141. Reset pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{I L}$ - Reset pin read as " 0 ".


### 33.2.8 Power-on Reset Characteristics

Figure 33-142. Power-on reset current consumption vs. $V_{\text {cc }}$.
BOD level $=3.0 \mathrm{~V}$, enabled in continuous mode.


Figure 33-143.Power-on reset current consumption vs. $\mathrm{V}_{\mathrm{CC}}$.
$B O D$ level $=3.0 \mathrm{~V}$, enabled in sampled mode.


### 33.2.9 Oscillator Characteristics

### 33.2.9.1 Ultra Low-Power internal oscillator

Figure 33-144. Ultra Low-Power internal oscillator frequency vs. temperature.


### 33.2.9.2 32.768 kHz Internal Oscillator

Figure 33-145. 32.768 kHz internal oscillator frequency vs. temperature.


Figure $33-146$. 32.768 kHz internal oscillator frequency vs. calibration value.

$$
V_{C C}=3.0 \mathrm{~V}, T=25^{\circ} \mathrm{C}
$$



### 33.2.9.3 2MHz Internal Oscillator

Figure 33-147. 2 MHz internal oscillator frequency vs. temperature. DFLL disabled.


Figure 33-148. 2 MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator .


Figure 33-149. 2MHz internal oscillator CALA calibration step size.


### 33.2.9.4 32MHz Internal Oscillator

Figure 33-150. 32MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure 33-151. 32MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 33-152. 32MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3.0 \mathrm{~V}
$$



### 33.2.9.5 32 MHz internal oscillator calibrated to 48 MHz

Figure 33-153. 48 MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure 33-154. 48MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure $33-155.48 \mathrm{MHz}$ internal oscillator CALA calibration step size.

$$
v_{c c}=3.0 \mathrm{~V} .
$$



### 33.2.10 Two-Wire Interface characteristics

Figure 33-156. SDA hold time vs. temperature.


Figure 33-157. SDA hold time vs. supply voltage.


### 33.2.11 PDI characteristics

Figure 33-158. Maximum PDI frequency vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.3 ATxmega64D4

### 33.3.1 Current consumption

### 33.3.1.1 Active mode supply current

Figure 33-159. Active supply current vs. frequency.

$$
f_{S Y S}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C}
$$



Figure 33-160. Active supply current vs. frequency.
$f_{S Y S}=1-32 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 33-161. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{S Y S}=32.768 \mathrm{kHz} \text { internal oscillator. }
$$



Figure 33-162. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{S Y S}=1 \mathrm{MHz}$ external clock.


Figure 33-163. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{S Y S}=2 M H z ~ i n t e r n a l ~ o s c i l l a t o r . ~$


Figure 33-164. Active mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$. $f_{s Y S}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-165. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

33.3.1.2 Idle mode supply current

Figure 33-166. Idle mode supply current vs. frequency.

$$
f_{S Y S}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-167. Idle mode supply current vs. frequency.

$$
f_{S Y S}=1-32 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-168. Idle mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
f_{S Y s}=32.768 \mathrm{kHz} \text { internal oscillator. }
$$



Figure 33-169. Idle mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
f_{S Y S}=1 \mathrm{MHz} \text { external clock. }
$$



Figure 33-170. Idle mode supply current vs. $\mathbf{V}_{\mathrm{Cc}}$.

## $f_{S Y S}=2 M H z$ internal oscillator.



Figure 33-171. Idle mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.
$f_{\text {sYs }}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-172. Idle mode current vs. $\mathrm{V}_{\mathrm{CC}}$. $f_{\text {SYS }}=32 \mathrm{MHz}$ internal oscillator.


### 33.3.1.3 Power-down mode supply current

Figure 33-173. Power-down mode supply current vs. temperature.
All functions disabled.


Figure 33-174. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. All functions disabled.


Figure 33-175. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$. Watchdog and sampled BOD enabled.


### 33.3.1.4 Power-save mode supply current

Figure 33-176. Power-save mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$.
Real Time Counter enabled and running from 1.024 kHz output of 32.768 kHz TOSC.


### 33.3.1.5 Standby mode supply current

Figure 33-177. Standby supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
Standby, $f_{S Y S}=1 \mathrm{MHz}$.


Figure 33-178. Standby supply current vs. $\mathbf{V}_{\mathrm{cc}}$.
$25^{\circ} \mathrm{C}$, running from different crystal oscillators.


### 33.3.2 I/O Pin Characteristics

### 33.3.2.1 Pull-up

Figure 33-179. I/O pin pull-up resistor current vs. input voltage.
$v_{c c}=1.8 \mathrm{~V}$.


Figure 33-180. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-181. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c c}=3.3 \mathrm{v} .
$$



### 33.3.2.2 Output Voltage vs. Sink/Source Current

Figure 33-182. I/O pin output voltage vs. source current.


Figure 33-183. I/O pin output voltage vs. source current.
$V_{c c}=3.0 \mathrm{~V}$.


Figure 33-184. I/O pin output voltage vs. source current.

$$
v_{c c}=3.3 \mathrm{~V}
$$



Figure 33-185. I/O pin output voltage vs. source current.


Figure 33-186. I/O pin output voltage vs. sink current.

$$
v_{c c}=1.8 \mathrm{~V}
$$



Figure 33-187. I/O pin output voltage vs. sink current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-188. I/O pin output voltage vs. sink current.

$$
v_{c c}=3.3 \mathrm{~V}
$$



Figure 33-189. I/O pin output voltage vs. sink current.

33.3.2.3 Thresholds and Hysteresis

Figure 33-190. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
T=25^{\circ} \mathrm{C}
$$



Figure 33-191. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{Cc}}$. $V_{I H} I / O$ pin read as " 1 ".


Figure 33-192. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{\text {IL }} I / O$ pin read as " 0 ".


Figure 33-193. I/O pin input hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.3.3 ADC Characteristics

Figure 33-194. INL error vs. external $\mathrm{V}_{\mathrm{REF}}$ -
$T=25^{\circ} \mathrm{C}, V_{c c}=3.6 \mathrm{~V}$, external reference.


Figure 33-195. INL error vs. sample rate.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=2.7 \mathrm{~V}, V_{R E F}=1.0 \mathrm{~V} \text { external. }
$$



Figure 33-196. INL error vs. input code


Figure 33-197. DNL error vs. external $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} C, V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 33-198. DNL error vs. sample rate.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=2.7 \mathrm{~V}, V_{R E F}=1.0 \mathrm{~V} \text { external. }
$$



Figure 33-199. DNL error vs. input code.


Figure 33-200. Gain error vs. $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} C, V_{C C}=3.6 \mathrm{~V}, A D C \text { sampling speed }=500 \mathrm{ksps} .
$$



Figure 33-201. Gain error vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
T=25^{\circ} \mathrm{C}, V_{R E F}=\text { external } 1.0 \mathrm{~V}, \text { ADC sampling speed }=500 \mathrm{ksps} .
$$



Figure 33-202. Offset error vs. $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} \mathrm{C}, V_{c C}=3.6 \mathrm{~V}, A D C \text { sampling speed }=500 \mathrm{ksps} .
$$



Figure 33-203. Gain error vs. temperature.
$V_{C C}=2.7 \mathrm{~V}, V_{R E F}=$ external 1.0 V.


Figure 33-204. Offset error vs. $\mathrm{V}_{\mathrm{cc}}$. $T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external 1.0 V, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-205. Noise vs. $\mathrm{V}_{\text {REF }}$ -
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-206. Noise vs. $\mathrm{V}_{\mathrm{CC}}$ -
$T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external $1.0 \mathrm{~V}, A D C$ sampling speed $=500 \mathrm{ksps}$.


### 33.3.4 Analog Comparator Characteristics

Figure 33-207. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$. High-speed, small hysteresis.


Figure 33-208. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$ Low power, small hysteresis.


Figure 33-209. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$ • High-speed mode, large hysteresis.


Figure 33-210. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$ Low power, large hysteresis.


Figure 33-211. Analog comparator current source vs. calibration value.

## Temperature $=25^{\circ} \mathrm{C}$.



Figure 33-212. Analog comparator current source vs. calibration value.

$$
v_{c c}=3.0 \mathrm{~V} .
$$



Figure 33-213. Voltage scaler INL vs. SCALEFAC.

$$
T=25^{\circ} \mathrm{C}, V_{c C}=3.0 \mathrm{~V}
$$



### 33.3.5 Internal 1.0V reference Characteristics

Figure 33-214. ADC Internal 1.0V reference vs. temperature.


### 33.3.6 BOD Characteristics

Figure 33-215. BOD thresholds vs. temperature.
$B O D$ level $=1.6 \mathrm{~V}$.


Figure 33-216. BOD thresholds vs. temperature.
$B O D$ level $=3.0 \mathrm{~V}$.


### 33.3.7 External Reset Characteristics

Figure 33-217. Minimum Reset pin pulse width vs. $\mathrm{V}_{\mathrm{cc}}$.


Figure 33-218. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=1.8 \mathrm{~V}
$$



Figure 33-219. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-220. Reset pin pull-up resistor current vs. reset pin voltage.


Figure 33-221. Reset pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{I H}$-Reset pin read as " 1 ".


Figure 33-222. Reset pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{I L}-$ Reset pin read as " 0 ".


### 33.3.8 Power-on Reset Characteristics

Figure 33-223. Power-on reset current consumption vs. $V_{c c}$. BOD level = 3.0V, enabled in continuous mode.


Figure 33-224. Power-on reset current consumption vs. $\mathrm{V}_{\mathrm{CC}}$ $B O D$ level $=3.0 \mathrm{~V}$, enabled in sampled mode.


### 33.3.9 Oscillator Characteristics

### 33.3.9.1 Ultra Low-Power internal oscillator

Figure 33-225. Ultra Low-Power internal oscillator frequency vs. temperature.


### 33.3.9.2 $\mathbf{3 2 . 7 6 8 k H z}$ Internal Oscillator

Figure $\mathbf{3 3 - 2 2 6}$. $\mathbf{3 2 . 7 6 8 k H z}$ internal oscillator frequency vs. temperature.



$$
V_{C C}=3.0 \mathrm{~V}, T=25^{\circ} \mathrm{C} .
$$



### 33.3.9.3 2MHz Internal Oscillator

Figure 33-228. 2MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure 33-229. 2 MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator .


Figure 33-230. 2MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3 V .
$$



### 33.3.9.4 32MHz Internal Oscillator

Figure $33-231$. 32 MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure $33-232$. 32 MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 33-233. 32MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-234. 32MHz internal oscillator CALB calibration step size.

$$
v_{c c}=3.0 \mathrm{~V}
$$



### 33.3.9.5 32 MHz internal oscillator calibrated to 48 MHz

Figure $\mathbf{3 3 - 2 3 5}$. 48MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure $33-236.48 \mathrm{MHz}$ internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure $\mathbf{3 3 - 2 3 7}$. 48MHz internal oscillator CALA calibration step size.


### 33.3.10 Two-Wire Interface characteristics

Figure 33-238. SDA hold time vs. temperature.


Figure 33-239. SDA hold time vs. supply voltage.


### 33.3.11 PDI characteristics

Figure 33-240. Maximum PDI frequency vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.4 ATxmega128D4

### 33.4.1 Current consumption

### 33.4.1.1 Active mode supply current

Figure 33-241. Active supply current vs. frequency.

$$
f_{\text {SYS }}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C} .
$$



Figure 33-242. Active supply current vs. frequency.

$$
f_{S Y S}=1-32 M H z \text { external clock, } T=25^{\circ} \mathrm{C}
$$



Figure 33-243. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{S Y S}=32.768 \mathrm{kHz} \text { internal oscillator. }
$$



Figure 33-244. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{\text {SYS }}=1 \mathrm{MHz}$ external clock.


Figure 33-245. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{S Y S}=2 M H z ~ i n t e r n a l ~ o s c i l l a t o r . ~
$$



Figure 33-246. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{\text {sYs }}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-247. Active mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
f_{\text {sys }}=32 \mathrm{MHz} \text { internal oscillator. }
$$


33.4.1.2 Idle mode supply current

Figure 33-248. Idle mode supply current vs. frequency.

$$
f_{S Y S}=0-1 \mathrm{MHz} \text { external clock, } T=25^{\circ} \mathrm{C}
$$



Figure 33-249. Idle mode supply current vs. frequency.
$f_{\text {SYS }}=1-32 \mathrm{MHz}$ external clock, $T=25^{\circ} \mathrm{C}$.


Figure 33-250. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. $f_{\text {SYS }}=32.768 \mathrm{kHz}$ internal oscillator.


Figure 33-251. Idle mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.

$$
f_{S Y S}=1 \mathrm{MHz} \text { external clock. }
$$



Figure 33-252. Idle mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$f_{S Y S}=2 \mathrm{MHz}$ internal oscillator.


Figure 33-253. Idle mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$.
$f_{S Y S}=32 \mathrm{MHz}$ internal oscillator prescaled to 8 MHz .


Figure 33-254. Idle mode current vs. $\mathrm{V}_{\mathrm{CC}}$. $f_{S Y S}=32 \mathrm{MHz}$ internal oscillator.


### 33.4.1.3 Power-down mode supply current

Figure 33-255. Power-down mode supply current vs. temperature.
All functions disabled.


Figure 33-256. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{Cc}}$. All functions disabled.


Figure 33-257. Power-down mode supply current vs. $\mathrm{V}_{\mathrm{CC}}$. Watchdog and sampled BOD enabled.

33.4.1.4 Power-save mode supply current

Figure 33-258. Power-save mode supply current vs. $\mathrm{V}_{\mathrm{cc}}$.
Real Time Counter enabled and running from 1.024 kHz output of 32.768 kHz TOSC.


### 33.4.1.5 Standby mode supply current

Figure 33-259. Standby supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
\text { Standby, } f_{\text {sys }}=1 \mathrm{MHz} .
$$



Figure 33-260. Standby supply current vs. $\mathrm{V}_{\mathrm{Cc}}$.
$25^{\circ} \mathrm{C}$, running from different crystal oscillators.


### 33.4.2 I/O Pin Characteristics

### 33.4.2.1 Pull-up

Figure 33-261. I/O pin pull-up resistor current vs. input voltage.

$$
V_{c c}=1.8 \mathrm{~V} .
$$



Figure 33-262. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-263. I/O pin pull-up resistor current vs. input voltage.

$$
v_{c c}=3.3 \mathrm{~V}
$$


33.4.2.2 Output Voltage vs. Sink/Source Current

Figure 33-264. I/O pin output voltage vs. source current.

$$
V_{c c}=1.8 \mathrm{~V}
$$



Figure 33-265. I/O pin output voltage vs. source current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-266. I/O pin output voltage vs. source current.

$$
v_{c c}=3.3 \mathrm{~V}
$$



Figure 33-267. I/O pin output voltage vs. source current.


Figure 33-268. I/O pin output voltage vs. sink current.

$$
V_{c C}=1.8 \mathrm{~V}
$$



Figure 33-269. I/O pin output voltage vs. sink current.

$$
v_{c c}=3.0 \mathrm{~V}
$$



Figure 33-270. I/O pin output voltage vs. sink current.


Figure 33-271. l/O pin output voltage vs. sink current.

33.4.2.3 Thresholds and Hysteresis

Figure 33-272. l/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{Cc}}$.

$$
T=25^{\circ} \mathrm{C}
$$



Figure 33-273. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{CC}}$ -
$V_{I H} I / O$ pin read as " 1 ".


Figure 33-274. I/O pin input threshold voltage vs. $\mathrm{V}_{\mathrm{CC}}$.
$V_{\text {IL }} / / O$ pin read as " 0 ".


Figure 33-275. I/O pin input hysteresis vs. $\mathrm{V}_{\mathrm{cc}}$.


### 33.4.3 ADC Characteristics

Figure 33-276. INL error vs. external $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, external reference.


Figure 33-277. INL error vs. sample rate.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V}$ external.


Figure 33-278. INL error vs. input code


Figure 33-279. DNL error vs. external $\mathrm{V}_{\text {REF }}$.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, \text { external reference. }
$$



Figure 33-280. DNL error vs. sample rate.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, V_{R E F}=3.0 \mathrm{~V} \text { external. }
$$



Figure 33-281. DNL error vs. input code.


Figure 33-282. Gain error vs. $\mathrm{V}_{\text {REF }}$.
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}, A D C$ sampling speed $=500 \mathrm{ksps}$.


Figure 33-283. Gain error vs. $\mathrm{V}_{\mathrm{CC}}$.
$T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external 1.0 V, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-284. Offset error vs. $\mathrm{V}_{\text {REF }}$. $T=25^{\circ} \mathrm{C}, V_{c C}=3.6 \mathrm{~V}$, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-285. Gain error vs. temperature.


Figure 33-286. Offset error vs. $\mathrm{V}_{\mathrm{cc}}$.
$T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external 1.0 V, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-287. Noise vs. $\mathrm{V}_{\text {REF }}$ -
$T=25^{\circ} \mathrm{C}, V_{C C}=3.6 \mathrm{~V}$, ADC sampling speed $=500 \mathrm{ksps}$.


Figure 33-288. Noise vs. $\mathrm{V}_{\mathrm{CC}}$.
$T=25^{\circ} \mathrm{C}, V_{\text {REF }}=$ external 1.0 V, ADC sampling speed $=500 \mathrm{ksps}$.


### 33.4.4 Analog Comparator Characteristics

Figure 33-289. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$.
High-speed, small hysteresis.


Figure 33-290. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{CC}}$.
Low power, small hysteresis.

$V_{C C}[V]$

Figure 33-291. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{Cc}}$ -High-speed mode, large hysteresis.


Figure 33-292. Analog comparator hysteresis vs. $\mathrm{V}_{\mathrm{CC}}$ -
Low power, large hysteresis.


Figure 33-293. Analog comparator current source vs. calibration value.
Temperature $=25^{\circ} \mathrm{C}$.


Figure 33-294. Analog comparator current source vs. calibration value.


Figure 33-295. Voltage scaler INL vs. SCALEFAC.

$$
T=25^{\circ} \mathrm{C}, V_{C C}=3.0 \mathrm{~V}
$$



### 33.4.5 Internal 1.0V reference Characteristics

Figure 33-296. ADC Internal 1.0V reference vs. temperature.


### 33.4.6 BOD Characteristics

Figure 33-297. BOD thresholds vs. temperature.
$B O D$ level $=1.6 \mathrm{~V}$.


Figure 33-298. BOD thresholds vs. temperature.
BOD level $=3.0 \mathrm{~V}$.


### 33.4.7 External Reset Characteristics

Figure 33-299. Minimum Reset pin pulse width vs. $\mathrm{V}_{\mathrm{cc}}$ -


Figure 33-300. Reset pin pull-up resistor current vs. reset pin voltage.
$V_{c c}=1.8 \mathrm{~V}$.


Figure 33-301. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.0 \mathrm{~V} .
$$



Figure 33-302. Reset pin pull-up resistor current vs. reset pin voltage.

$$
v_{c c}=3.3 \mathrm{~V} .
$$



Figure 33-303. Reset pin input threshold voltage vs. $\mathrm{V}_{\mathrm{cc}}$.
$V_{I H}$-Reset pin read as " 1 ".


Figure 33-304. Reset pin input threshold voltage vs. $\mathbf{V}_{\mathrm{cc}}$.
$V_{I L}$-Reset pin read as "0".


### 33.4.8 Power-on Reset Characteristics

Figure 33-305. Power-on reset current consumption vs. $V_{c c}$. $B O D$ level $=3.0 \mathrm{~V}$, enabled in continuous mode.


Figure 33-306. Power-on reset current consumption vs. $\mathrm{V}_{\mathrm{CC}}$ $B O D$ level $=3.0 \mathrm{~V}$, enabled in sampled mode.


### 33.4.9 Oscillator Characteristics

### 33.4.9.1 Ultra Low-Power internal oscillator

Figure 33-307. Ultra Low-Power internal oscillator frequency vs. temperature.


### 33.4.9.2 32.768kHz Internal Oscillator

Figure 33 -308. 32.768 kHz internal oscillator frequency vs. temperature.


Figure 33-309. 32.768 kHz internal oscillator frequency vs. calibration value.

$$
V_{C C}=3.0 \mathrm{~V}, T=25^{\circ} \mathrm{C} .
$$



### 33.4.9.3 2MHz Internal Oscillator

Figure 33-310. 2 MHz internal oscillator frequency vs. temperature. DFLL disabled.


Figure 33-311. 2MHz internal oscillator frequency vs. temperature.
DFLL enabled, from the $32.768 k H z$ internal oscillator.


Figure 33-312. 2MHz internal oscillator CALA calibration step size.
$V_{c C}=3 V$.


### 33.4.9.4 32MHz Internal Oscillator

Figure 33-313. 32MHz internal oscillator frequency vs. temperature.
DFLL disabled.


Figure $33-314.32 \mathrm{MHz}$ internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


Figure 33-315. 32MHz internal oscillator CALA calibration step size.

$$
v_{c c}=3.0 \mathrm{~V}
$$


33.4.9.5 32 MHz internal oscillator calibrated to 48 MHz

Figure $33-316.48 \mathrm{MHz}$ internal oscillator frequency vs. temperature.
DFLL disabled.


Figure $33-317.48 \mathrm{MHz}$ internal oscillator frequency vs. temperature.
DFLL enabled, from the 32.768 kHz internal oscillator.


### 33.4.10 Two-Wire Interface characteristics

Figure 33-318. SDA hold time vs. temperature.


Figure 33-319. SDA hold time vs. supply voltage.


### 33.4.11 PDI characteristics

Figure 33-320. Maximum PDI frequency vs. $\mathrm{V}_{\mathrm{CC}}$.


## 34. Errata

### 34.1 ATxmega16D4 / ATxmega32D4

### 34.1.1 rev. I

No known errata.

### 34.1.2 rev. F/G/H

Not sampled.

### 34.1.3 rev. E

- ADC propagation delay is not correct when gain is used
- CRC fails for Range CRC when end address is the last word address of a flash section
- AWeX fault protection restore is not done correct in Pattern Generation Mode
- Erroneous interrupt when using Timer/Counter with QDEC
- AC system status flags are only valid if AC-system is enabled


## 1. ADC propagation delay is not correct when gain is used

The propagation delay will increase by only one ADC clock cycle for all gain setting.

## Problem fix/Workaround

None
2. CRC fails for Range CRC when end address is the last word address of a flash section

If boot read lock is enabled, the range CRC cannot end on the last address of the application section. If application table read lock is enabled, the range CRC cannot end on the last address before the application table.

## Problem fix/Workaround

Ensure that the end address used in Range CRC does not end at the last address before a section with read lock enabled. Instead, use the dedicated CRC commands for complete applications sections.

## 3. AWeX fault protection restore is not done correct in Pattern Generation Mode

When a fault is detected the OUTOVEN register is cleared, and when fault condition is cleared, OUTOVEN is restored according to the corresponding enabled DTI channels. For Common Waveform Channel Mode (CWCM), this has no effect as the OUTOVEN is correct after restoring from fault. For Pattern Generation Mode (PGM), OUTOVEN should instead have been restored according to the DTILSBUF register.

## Problem fix/Workaround

For CWCM no workaround is required.
For PGM in latched mode, disable the DTI channels before returning from the fault condition. Then, set correct OUTOVEN value and enable the DTI channels, before the direction (DIR) register is written to enable the correct outputs again.
For PGM in cycle-by-cycle mode there is no workaround.
4. Erroneous interrupt when using Timer/Counter with QDEC

When the Timer/Counter is set in Dual Slope mode with QDEC enabled, an additional underflow interrupt (and event) will be given when the counter counts from BOTTOM to one.

## Problem fix/Workaround

When receiving underflow interrupt check direction and value of counter. If direction is UP and counter value is zero, change the counter value to one. This will also remove the additional event. If the counter value is above zero, clear the interrupt flag.

## 5. AC system status flags are only valid if AC-system is enabled

The status flags for the ac-output are updated even though the AC is not enabled which is invalid. Also, it is not possible to clear the AC interrupt flags without enabling either of the Analog comparators.

## Problem fix/Workaround

Software should clear the AC system flags once, after enabling the AC system before using the AC system status flags.

### 34.1.4 rev. C/D

Not sampled.

### 34.1.5 rev. A/B

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- VCC voltage scaler for AC is non-linear
- ADC gain stage cannot be used for single conversion
- ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- ADC propagation delay is not correct when $8 x-64 x$ gain is used
- Bandgap measurement with the ADC is non-functional when VCC is below 2.7 V
- Accuracy lost on first three samples after switching input to ADC gain stage
- Configuration of PGM and CWCM not as described in XMEGA A Manual
- PWM is not restarted properly after a fault in cycle-by-cycle mode
- BOD: BOD will be enabled at any reset
- Sampled BOD in Active mode will cause noise when bandgap is used as reference
- EEPROM page buffer always written when NVM DATA0 is written
- Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- NMI Flag for Crystal Oscillator Failure automatically cleared
- Flash Power Reduction Mode can not be enabled when entering sleep
- Crystal start-up time required after power-save even if crystal is source for RTC
- RTC Counter value not correctly read after sleep
- Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- Clearing TWI Stop Interrupt Flag may lock the bus
- TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- WDR instruction inside closed window will not issue reset
- Inverted I/O enable does not affect Analog Comparator Output
- TWIE is not available
- CRC generator module is not available
- ADC $1 / x$ gain setting and VCC/2 reference setting is not available
- TOSC alternate pin locations is not available
- TWI SDAHOLD time configuration is not available
- Timer/Counter 2 is not available
- HIRES+ option is not available
- Alternate pin locations for digital peripherals are not available
- XOSCPWR high drive option for external crystal is not available
- PLL divide by two option is not available
- Real Time Counter non-prescaled 32kHZ clock options are not available
- PLL lock detection failure function is not available
- Non available functions and options

1. Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1 is and could potentially give a wrong comparison result.

## Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

## 2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.
Figure 34-1. Analog Comparator Voltage Scaler vs. Scalefac


## Problem fix/Workaround

Use external voltage input for the analog comparator if accurate voltage levels are needed.
3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.
In signed mode INL is increased to:

- 6LSB for sample rates above 130ksps, and up to 8LSB for 200ksps sample rate.
- 6 LSB for reference voltage below 1.1 V when VCC is above 3.0 V .
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3 V .

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

## Problem fix/Workaround

None. Avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.
5. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V , hence the differential input will only give correct output when below $2.4 \mathrm{~V} /$ gain. For the available gain settings, this gives a differential input range of:

| 1x gain: | 2.4 V |
| :---: | :--- |
| $2 x$ gain: | 1.2 V |
| $4 x$ gain: | 0.6 v |
| 8 x gain: | 300 mV |
| 16 x gain: | 150 mV |
| 32 x gain: | 75 mV |
| 64 x gain: | 38 mV |

## Problem fix/Workaround

Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V .
6. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INTMODE) is set to BELOW or ABOVE.

## Problem fix/Workaround

Enable and use interrupt on compare match when using the compare function.
7. ADC propagation delay is not correct when $8 x-64 x$ gain is used

The propagation delay will increase by only one ADC clock cycle for $8 x$ and $16 x$ gain setting, and $32 x$ and $64 x$ gain settings.

## Problem fix/Workaround

None.
8. Bandgap measurement with the ADC is non-functional when VCC is below 2.7V

The ADC can not be used to do bandgap measurements when VCC is below 2.7 V .

## Problem fix/Workaround

None.
9. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

Problem fix/Workaround
Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

## 10. Configuration of PGM and CWCM not as described in XMEGA A Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.

## Problem fix/Workaround

Table 34-1. Configure PWM and CWCM according to this table.

| PGM | CWCM | Description |
| :---: | :--- | :--- |
| 0 | 0 | PGM and CWCM disabled |
| 0 | 1 | PGM enabled |
| 1 | 0 | PGM and CWCM enabled |
| 1 | 1 | PGM enabled |

11 PWM is not restarted properly after a fault in cycle-by-cycle mode
When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

## Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

## 12. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.

## Problem fix/Workaround

Do not set the BOD level higher than VCC even if the BOD is not used.
13. Sampled BOD in Active mode will cause noise when bandgap is used as reference

Using the BOD in sampled mode when the device is running in Active or Idle mode will add noise on the bandgap reference for ADC and Analog Comparator.

## Problem fix/Workaround

If the bandgap is used as reference for either the ADC or the Analog Comparator, the BOD must not be set in sampled mode.

## 14. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

## Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM DATAO when EELOAD is set.
15. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

## Problem fix/Workaround

None.
16. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

## Problem fix/Workaround

None for Output/Pull configuration.
For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

## 17. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler

## Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required

## 18. Flash Power Reduction Mode can not be enabled when entering sleep

If Flash Power Reduction Mode is enabled when entering Power-save or Extended Standby sleep mode, the device will only wake up on every fourth wake-up request. If Flash Power Reduction Mode is enabled when entering Idle sleep mode, the wake-up time will vary with up to 16 CPU clock cycles.

## Problem fix/Workaround

Disable Flash Power Reduction mode before entering sleep mode.

## 19. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection " in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period ( 0.5 s ).

## Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock

## 20. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.

## Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

## 21. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

## Problem fix/Workaround

None.

## 22. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

## Problem fix/Workaround

Clear the flag in software after address interrupt.

## 23. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

## Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.
Code:

```
/* Only clear the interrupt flag if within a "safe zone". */
while ( /* Bus not IDLE: */
            ((COMMS_TWI.MASTER.STATUS & TWI_MASTER_BUSSTATE_gm) !=
                TWI_MASTER_BUSSTATE_IDLE_gc)) &&
                /* SCL not held by slave: */
                !(COMMS_TWI.SLAVE.STATUS & TWI_SLAVE_CLKHOLD_bm)
        )
{
    /* Ensure that the SCL line is low */
    if ( !(COMMS_PORT.IN & PIN1_bm) )
        if ( !(COMMS_PORT.IN & PIN1_bm) )
            break;
}
/* Check for an pending address match interrupt */
if ( !(COMMS_TWI.SLAVE.STATUS & TWI_SLAVE_CLKHOLD_bm) )
{
    /* Safely clear interrupt flag */
    COMMS_TWI.SLAVE.STATUS |= (uint8_t)TWI_SLAVE_APIF_bm;
}
```


## 24. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.

## Problem fix/Workaround

None.

## 25. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

## Problem fix/Workaround

Add one NOP instruction before checking DIF.

## 26. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

## Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.

## 27. Inverted I/O enable does not affect Analog Comparator Output

The inverted I/O pin function does not affect the Analog Comparator output function.

## Problem fix/Workaround

Configure the analog comparator setup to give an inverted result, or use an external inverter to change polarity of Analog Comparator Output.

## 28. Non available functions and options

The below function and options are not available. Writing to any registers or fuse to try and enable or configure these functions or options will have no effect, and will be as writing to a reserved address location.

- TWIE, the TWI module on PORTE.
- TWI SDAHOLD option in the TWI CTRL register is one bit.
- CRC generator module.
- ADC $1 / 2 x$ gain option, and this configuration option in the GAIN bits in the ADC Channel CTRL register.
- ADC $V_{C C} / 2$ reference option and this configuration option in the REFSEL bits on the ADC REFCTRL register.
- ADC option to use internal Gnd as negative input in differential measurements and this configuration option in the MUXNEG bits in the ADC Channel MUXCTRL register.
- ADC channel scan and the ADC SCAN register
- ADC current limitation option, and the CURRLIMIT bits in the ADC CTRLB register
- ADC impedance mode selection for the gain stage, and the IMPMODE bit in the ADC CTRLB register.
- Timer/Counter 2 and the SPLITMODE configuration option in the BYTEM bits in the Timer/Counter 0 CTRLE register.
- Analog Comparator (AC) current output option, and the AC CURRCTRL and CURRCALIB registers.
- PORT remap functions with alternate pin locations for Timer/Counter output compare channels, USARTO and SPI, and the PORT REMAP register.
- PORT RTC clock output option and the RTCOUT bit in the PORT CLKEVOUT register.
- PORT remap functions with alternate pin locations for the clock and event output, and the CLKEVPIN bit in the PORT CLKEVOUT register.
- TOSC alternate pin locations, and TOSCSEL bit in FUSEBYTE2
- Real Time Counter clock source options of external clock from TOSC1, and 32.768 kHz from TOSC, and 32.768 kHz from the 32.768 kHz internal oscillator, and these configuration options in the RTCSRC bits in the Clock RTCTRL register.
- PLL divide by two option, and the PLLDIV bit in the Clock PLLCTRL register.
- PLL lock detection failure function and the PLLDIF and PLLFDEN bits in the Clock XOSCFAIL register.
- The high drive option for external crystal and the XOSCPWR bit on the Oscillator XOSCCTRL register.
- The option to enable sequential startup of the analog modules and the ANAINIT register in MCU Control memory.


## Problem fix/Workaround

None.

### 34.2 ATxmega64D4

### 34.2.1 rev. D

No known errata.

### 34.2.2 rev. B/C

Not sampled.

### 34.2.3 rev. A

- ADC may have missing codes in SE unsigned mode at low temp and low $\mathrm{V}_{\mathrm{CC}}$

1. ADC may have missing codes in SE unsigned mode at low temp and low $\mathbf{V}_{\mathrm{CC}}$

The ADC may have missing codes i single ended (SE) unsigned mode below 0 C when Vcc is below 1.8 V .

## Problem fix/Workaround

Use the ADC in SE signed mode.

### 34.3 ATxmega128D4

### 34.3.1 rev. A

No known errata.

## 35. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

## $35.1 \quad 8135 \mathrm{~N}$ - 04/2013

1. Updated description in "ADC - 12-bit Analog to Digital Converter" on page 43.
2. Updated "Errata" :

- ATxmega16D4/32D4: Added revision F, G, H, I
- ATxmega64D4: Added revision A, B, C
- ATxmega128D4: Added revision A


### 35.2 8135M - 02/2013

1. Updated the datasheet with the Atmel new datasheet template.
2. Updated Figure 2-1 on page 3. PE2/PE3 are now half gray.
3. Updated Figure 2-1 on page 3. Pin 19 is VCC and not VDD.
4. Updated Table 7-2 on page 15. FWORD column updated: $\mathrm{Z}[\mathrm{X}, 0]$ replaced by $\mathrm{Z}[\mathrm{X}, 1]$. FPAGE column updated to $\mathrm{Z}[\mathrm{Y}, 8]$
5. Updated "I/O Ports" on page 28. Removed "Optional slew rate control". The feature doesn't exist in XMEGA C and XMEGA D devices.
6. Updated "Analog comparator overview." on page 46, Figure 26-1.
7. Updated Table 32-25 on page 76, Table 32-53 on page 95 and Table 32-82 on page 115. Added ESR parameter.
8. Updated TWI specification. $\mathrm{V}_{\mathrm{IL}}$ Min is -0.5 V and not 0.5 V .
9. Added new "Electrical Characteristics" for "ATxmega16D4" on page 63 and "ATxmega32D4" on page 82.
10. Added new "Typical Characteristics" for "ATxmega16D4" on page 143 and "ATxmega32D4" on page 183.
11. Updated "Errata" on page 304. AC system status flags are only valid if AC-system is enabled.
35.3 8135L - 08/2012
12. Editing updates.
13. Updated all tables in the "Electrical Characteristics" on page 63.
14. Added new "Typical Characteristics" on page 143.
15. Added new Errata "rev. E" on page 304.
16. Added new ERRATA on "rev. A/B" on page 306: Non available functions and options

### 35.4 8135K - 06/2012

1. ATxmega64D4-CU is added in "Ordering information" on page 2

### 35.5 8135J - 12/10

1. Datasheet status changed to complete: Preliminary removed from the front page.
2. Updated all tables in the "Electrical Characteristics" on page 63.
3. Replaced Table 31-11 on page 64.
4. Replaced Table 31-17 on page 65 and added the figure "TOSC input capacitance" on page 66.
5. Updated ERRATA ADC (ADC has increased INL for some operating conditions).
6. Updated ERRATA "rev. A/B" on page 90 with TWIE (TWIE is not available).
7. Updated the last page with Atmel new Brand Style Guide.

### 35.6 8135I-10/10

1. Updated Table 31-1 on page 58.
35.7 8135H-09/10
2. Updated "Errata" on page 90.

### 35.8 8135G-08/10

1. Updated the Footnote 3 of "Ordering Information" on page 2.
2. All references to CRC removed. Updated Figure 3-1 on page 7.
3. Updated "Features" on page 26. Event Channel 0 output on port pin 7.
4. Updated "DC Characteristics" on page 58 by adding Icc for Flash/EEPROM Programming.
5. Added AVCC in "ADC Characteristics" on page 62.
6. Updated Start up time in "ADC Characteristics" on page 62.
7. Updated and fixed typo in "Errata" section.

## $35.9 \quad 8135 F-02 / 10$

1. Added "PDI Speed" on page 89.

### 35.10 8135E - 02/10

1. Updated the device pin-out Figure 2-1 on page 3. PDI_CLK and PDI_DATA renamed only PDI.
2. Updated Table 7-3 on page 18. No of Pages for ATxmega32D4: 32
3. Updated "Alternate Port Functions" on page 29.
4. Updated "ADC - 12-bit Analog to Digital Converter" on page 39.
5. Updated Figure 25-1 on page 50.
6. Updated "Alternate Pin Functions" on page 48.
7. Updated "Timer/Counter and AWEX functions" on page 46.
8. Added Table 31-17 on page 65.
9. Added Table 31-18 on page 66.
10. Changed Internal Oscillator Speed to "Oscillators and Wake-up Time" on page 85.
11. Updated "Errata" on page 90.

### 35.11 8135D - 12/09

1. Added ATxmega128D4 device and updated the datasheet accordingly.
2. Updated "Electrical Characteristics" on page 58 with Max/Min numbers.
3. Added "Flash and EEPROM Memory Characteristics" on page 61.
4. Updated Table 31-10 on page 64, Input hysteresis is in $V$ and not in $m V$.
5. Added "Errata" on page 90.

### 35.12 8135C - 10/09

1. Updated "Features" on page 1 with Two Two-Wire Interfaces.
2. Updated "Block Diagram and QFN/TQFP pinout" on page 3.
3. Updated "Overview" on page 5.
4. Updated "XMEGA D4 Block Diagram" on page 7.
5. Updated Table 13-1 on page 24.
6. Updated "Overview" on page 35.
7. Updated Table 27-5 on page 49.
8. Updated "Peripheral Module Address Map" on page 50.
35.13 8135B - 09/09
9. Added "Electrical Characteristics" on page 58.
10. Added "Typical Characteristics" on page 67.
35.14 8135A - 03/09
11. Initial revision.
