## Data Sheet

## FEATURES

Multimodal analog front end
8 input channels with multiple operation modes to accommodate the following measurements: PPG, ECG, EDA, impedance, and temperature
Dual channel processing with simultaneous sampling
12 programmable time slots for synchronized sensor measurements
Flexible input multiplexing to support differential and single-ended sensor measurements
8 LED drivers, 4 of which can be driven simultaneously
Flexible sampling rate from 0.004 Hz to $9 \mathbf{k H z}$ using internal oscillators
On-chip digital filtering
SNR of transmit and receive signal chain: 90 dB
Ambient light rejection: 60 dB up to $1 \mathbf{k H z}$
400 mA total LED drive current
Total system power dissipation: $50 \mu \mathrm{~W}$ (combined LED and
AFE power), continuous PPG measurement at 75 dB SNR,
25 Hz ODR, $100 \mathrm{nA} / \mathrm{mA}$ CTR
SPI and $I^{2} \mathrm{C}$ communications supported
256-byte FIFO

## APPLICATIONS

Wearable health and fitness monitors: heart rate monitors (HRMs), heart rate variability (HRV), stress, blood pressure estimation, SpO2, hydration, body composition Industrial monitoring: CO, CO2, smoke, and aerosol detection Home patient monitoring

## GENERAL DESCRIPTION

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period.

The data output and functional configuration utilize an $\mathrm{I}^{2} \mathrm{C}$ interface on the ADPD4001 or a serial port interface (SPI) on the ADPD4000. The control circuitry includes flexible LED signaling and synchronous detection. The devices use a 1.8 V analog core and $1.8 \mathrm{~V} / 3.3 \mathrm{~V}$ compatible digital input/output (I/O).

The analog front end (AFE) rejects signal offsets and corruption from asynchronous modulated interference, typically from ambient light, eliminating the need for optical filters or externally controlled dc cancellation circuitry. Multiple operating modes are provided, enabling the ADPD4000/ ADPD4001 to be a sensor hub for synchronous measurements of photodiodes, biopotential electrodes, resistance, capacitance, and temperature sensors.

The ADPD4000/ADPD4001 are available in a $3.11 \mathrm{~mm} \times$ $2.14 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch, 33-ball WLCSP and 35-ball WLCSP.
 Figure 1.
Rev. A

## ADPD4000/ADPD4001

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Temperature and Power Specifications ..... 3
Performance Specifications ..... 3
Digital Specifications ..... 5
Timing Specifications ..... 6
Absolute Maximum Ratings .....  8
Thermal Resistance ..... 8
Recommended Soldering Profile .....  8
ESD Caution ..... 8
Pin Configurations and Function Descriptions ..... 9
Typical Performance Characteristics ..... 13
Theory of Operation ..... 15
Introduction ..... 15
Analog Signal Path ..... 15
LED Drivers ..... 16
Determining Cvied ..... 17
Datapath, Decimation, and FIFO ..... 17
Clocking ..... 19
Time Stamp Operation ..... 19
Low Frequency Oscillator Calibration ..... 20
High Frequency Oscillator Calibration ..... 20
Time Slot Operation ..... 20
Execution Modes ..... 21
Host Interface. ..... 22
Applications Information ..... 25
Operating Mode Overview ..... 25
Single Integration Mode ..... 25
Multiple Integration Mode ..... 33
Digital Integration Mode ..... 34
TIA ADC Mode ..... 36
Register Map ..... 38
Register Details ..... 57
Global Configuration Registers ..... 57
Interrupt Status and Control Registers ..... 59
Threshold Setup and Control Registers ..... 66
Clock and Timestamp Setup and Control Registers. ..... 67
System Registers ..... 68
I/O Setup and Control Registers ..... 69
Time Slot Configuration Registers ..... 72
AFE Timing Setup Registers ..... 76
LED Control and Timing Registers ..... 78
ADC Offset Registers ..... 79
Output Data Registers ..... 79
Outline Dimensions ..... 82
Ordering Guide ..... 82

## REVISION HISTORY

## 6/2019—Revision A: Initial Version

## SPECIFICATIONS

## TEMPERATURE AND POWER SPECIFICATIONS

Table 1. Operating Conditions

| Parameter | Test Conditions/Comments | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| TEMPERATURE RANGE |  |  |  |  |
| $\quad$ Operating Range |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\quad$ Storage Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY VOLTAGES |  |  |  |  |
| Supply Voltage, VDD | Applied at the AVDD, DVDD1, and DVDD2 pins | 1.7 | 1.8 | 1.9 |
| Input/Output Driver Supply Voltage, IOV | VD |  |  |  |

$\mathrm{AVDD}=\mathrm{DVDD}=\mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2. Current Consumption

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- | :--- | Unit

${ }^{1} V_{D D}$ is the voltage applied at the AVDD and DVDD pins.
${ }^{2} V_{\text {LED }}$ applies to the external LED supply voltage for any given LED being driven by the ADPD4000/ADP4001 LED drivers under the listed conditions.
PERFORMANCE SPECIFICATIONS
$\mathrm{AVDD}=\mathrm{DVDD}=\mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ full operating temperature range, unless otherwise noted.
Table 3.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA ACQUISITION Datapath Width |  |  |  | 32 | Bits |
| FIFO SIZE |  |  |  | 256 | Bytes |
| LED DRIVER <br> LED Peak Current per Driver <br> LED Peak Current, Total Driver Compliance Voltage | LED pulse enabled <br> Using multiple LED drivers simultaneously <br> For any LED driver output at lted $=40 \mathrm{~mA}$ | 2 |  | $\begin{aligned} & 200 \\ & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{mV} \end{aligned}$ |
| LED PERIOD | AFE width $=4 \mu \mathrm{~s}^{1}$ <br> AFE width $=3 \mu \mathrm{~s}$ | $\begin{aligned} & 10 \\ & 8 \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| SAMPLING RATE ${ }^{2}$ | Single time slot, four data bytes to FIFO, $2 \mu$ LED pulse | 0.004 |  | 9000 | Hz |
| OSCILLATOR DRIFT <br> 32 kHz Oscillator <br> 1 MHz Oscillator | Percent variation from $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> Percent variation from $+25^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ <br> Percent variation from $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> Percent variation from $+25^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 6 \\ & -10 \\ & 2 \\ & -2 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |

## ADPD4000/ADPD4001

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 32 MHz Oscillator | Percent Variation from $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ <br> Percent Variation from $+25^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ |  | $\begin{aligned} & \hline 2 \\ & -2 \end{aligned}$ |  | $\begin{aligned} & \hline \% \\ & \% \end{aligned}$ |

${ }^{1}$ Minimum LED period $=(2 \times$ AFE width $)+2 \mu \mathrm{~s}$.
${ }^{2}$ The maximum value in this specification is the internal ADC sampling rate using the internal 1 MHz state machine clock. The $I^{2} \mathrm{C}$ and SPI read rates in some configurations may limit the ODR.

Table 4.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSIMPEDANCE AMPLIFIER (TIA) GAIN |  | 12.5 |  | 200 | k $\Omega$ |
| PULSED SIGNAL CONVERSIONS, $3 \mu \mathrm{~s}$ LED PULSE ADC Resolution ${ }^{1}$ <br> ADC Saturation Level ${ }^{2}$ | $4 \mu$ s integration width, single integration mode ```TIA feedback resistor 12.5 k\Omega 25 k\Omega 50 k\Omega 100 k\Omega 200 k\Omega TIA feedback resistor 12.5 k\Omega 25 k\Omega 50 k\Omega 100 k\Omega 200 k\Omega``` |  | $\begin{aligned} & 6.2 \\ & 3.1 \\ & 1.5 \\ & 0.77 \\ & 0.38 \\ & \\ & 50 \\ & 25 \\ & 12.5 \\ & 6.22 \\ & 3.11 \\ & \hline \end{aligned}$ |  | nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| PULSED SIGNAL CONVERSIONS, $2 \mu \mathrm{~S}$ LED PULSE <br> ADC Resolution ${ }^{1}$ <br> ADC Saturation Level ${ }^{2}$ | $3 \mu \mathrm{~s}$ integration width, single integration mode <br> TIA feedback resistor <br> $12.5 \mathrm{k} \Omega$ <br> $25 \mathrm{k} \Omega$ <br> $50 \mathrm{k} \Omega$ <br> $100 \mathrm{k} \Omega$ <br> $200 \mathrm{k} \Omega$ <br> TIA feedback resistor <br> $12.5 \mathrm{k} \Omega$ <br> $25 \mathrm{k} \Omega$ <br> $50 \mathrm{k} \Omega$ <br> $100 \mathrm{k} \Omega$ <br> $200 \mathrm{k} \Omega$ |  | $\begin{aligned} & 8.2 \\ & 4.1 \\ & 2.04 \\ & 1.02 \\ & 0.51 \\ & \\ & 67 \\ & 33 \\ & 16.7 \\ & 8.37 \\ & 4.19 \end{aligned}$ |  | nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| FULL SIGNAL CONVERSIONS <br> TIA Linear Dynamic Range (per Channel) | Total input current, $1 \%$ compression point, TIA_VREF $=1.265 \mathrm{~V}$ $\begin{aligned} & 12.5 \mathrm{k} \Omega \\ & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 72 \\ & 38 \\ & 18.7 \\ & 9.3 \\ & 4.6 \end{aligned}$ |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| SYSTEM PERFORMANCE Referred to Input Noise | Single integration mode, single pulse, single channel, floating input, TIA_VREF $=0.9 \mathrm{~V}, 4 \mu \mathrm{~s}$ integration time <br> $12.5 \mathrm{k} \Omega$ TIA gain <br> $25 \mathrm{k} \Omega$ TIA gain <br> $50 \mathrm{k} \Omega$ TIA gain <br> $100 \mathrm{k} \Omega$ TIA gain <br> $200 \mathrm{k} \Omega$ TIA gain |  | $\begin{aligned} & 6.8 \\ & 3.4 \\ & 1.6 \\ & 0.9 \\ & 0.5 \end{aligned}$ |  | nA rms <br> nA rms <br> nA rms <br> nA rms <br> nA rms |


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Referred to Input Noise | Single integration mode; single pulse; single channel; 90\% full-scale input signal, no ambient light, TIA_VREF $=0.9 \mathrm{~V}$, VCx $=$ TIA_VREF, $3 \mu \mathrm{~s}$ LED pulse, photodiode capacitance $\left(\mathrm{C}_{\mathrm{PD}}\right)=$ 70 pF , input resistor $=500 \Omega$ |  |  |  |  |
|  | $12.5 \mathrm{k} \Omega$ TIA gain |  | 8.7 |  | nA rms |
|  | $25 \mathrm{k} \Omega$ TIA gain |  | 4.3 |  | nA rms |
|  | $50 \mathrm{k} \Omega$ TIA gain |  | 2.3 |  | nA rms |
|  | $100 \mathrm{k} \Omega$ TIA gain |  | 1.3 |  | nA rms |
|  | $200 \mathrm{k} \Omega$ TIA gain |  | 0.8 |  | nA rms |
| SNR | $12.5 \mathrm{k} \Omega$ TIA gain, single pulse |  | 75 |  | dB |
|  | $25 \mathrm{k} \Omega$ TIA gain, single pulse |  | 75 |  | dB |
|  | $50 \mathrm{k} \Omega$ TIA gain, single pulse |  | 74 |  | dB |
|  | $100 \mathrm{k} \Omega$ TIA gain, single pulse |  | 73 |  | dB |
|  | $200 \mathrm{k} \Omega$ TIA gain, single pulse |  | 71 |  | dB |
|  | $200 \mathrm{k} \Omega$ TIA gain, 300 Hz output data rate, 16 pulses, $\mathrm{C}_{\mathrm{PD}}=$ $70 \mathrm{pF}, 0.5 \mathrm{~Hz}$ to 20 Hz bandwidth |  | 90 |  | dB |
| AC Ambient Light Rejection | DC to 1 kHz , linear range of TIA |  | 60 |  | dB |
| DC Power Supply Rejection Ratio (DC PSRR) | At 75\% full scale input |  | 25 |  | dB |

${ }^{1}$ ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses.
${ }^{2}$ ADC saturation level applies to pulsed signal only, because ambient signal is rejected prior to ADC conversion.

## DIGITAL SPECIFICATIONS

IOVDD $=1.7 \mathrm{~V}$ to 3.6 V , unless otherwise noted.
Table 5

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |  |
| Input Voltage Level |  |  |  |  |  |  |
| SCL, SDA |  |  |  |  |  |  |
| High | $\mathrm{V}_{\mathrm{H}}$ |  | $0.7 \times$ IOVDD |  | 3.6 | V |
| Low | VIL |  | -0.3 |  | $+0.3 \times$ IOVDD | V |
| GPIOx, MISO, MOSI, SCLK, $\overline{C S}$ |  |  |  |  |  |  |
| High | $\mathrm{V}_{\mathrm{H}}$ |  | $0.7 \times$ IOVDD |  | IOVDD + 0.3 | V |
| Low | VIL |  | -0.3 |  | $0.3 \times$ IOVDD | V |
| Input Current Level |  | All logic inputs |  |  |  |  |
| High | $\mathrm{I}_{\mathrm{H}}$ |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| Low | ILI |  |  |  |  | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  |  | 2 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| Output Voltage Level |  |  |  |  |  |  |
| GPIOx, MISO |  |  |  |  |  |  |
| High | $\mathrm{V}_{\text {OH }}$ | 2 mA high level output current | IOVDD-0.5 |  |  | V |
| Low | VoL | 2 mA low level output current |  |  | 0.5 | V |
| SDA |  |  |  |  |  |  |
| Low | VoL1 | 3 mA low level output current |  |  | 0.4 | V |
| Output Current Level |  | SDA |  |  |  |  |
| Low | lob | $\mathrm{V}_{\text {OLI }}=0.4 \mathrm{~V}$ | 20 |  |  | mA |

## ADPD4000/ADPD4001

## TIMING SPECIFICATIONS

Table 6. $\mathrm{I}^{2} \mathrm{C}$ Timing Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ PORT ${ }^{1}$ |  | See Figure 2 |  |  |  |  |
| SCL |  |  |  |  |  |  |
| Frequency |  |  |  |  | 1 | Mbps |
| Minimum Pulse Width |  |  |  |  |  |  |
| High | $\mathrm{t}_{1}$ |  | 260 |  |  | ns |
| Low | $\mathrm{t}_{2}$ |  | 500 |  |  | ns |
| Start Condition |  |  |  |  |  |  |
| Hold Time | $\mathrm{t}_{3}$ |  | 260 |  |  | ns |
| Setup Time | $\mathrm{t}_{4}$ |  | 260 |  |  | ns |
| SDA Setup Time | $\mathrm{t}_{5}$ |  | 50 |  |  | ns |
| SCL and SDA |  |  |  |  |  |  |
| Rise Time | $\mathrm{t}_{6}$ |  |  |  | 120 | ns |
| Fall Time | $\mathrm{t}_{7}$ |  |  |  | 120 | ns |
| Stop Condition Setup Time | $\mathrm{t}_{8}$ |  | 260 |  |  | ns |

${ }^{1}$ Guaranteed by design.

Table 7. SPI Timing Specifications

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI PORT |  |  |  |  |  |  |
| SCLK |  |  |  |  |  |  |
| Frequency | $\mathrm{f}_{\text {SCLK }}$ |  |  |  | 24 | MHz |
| Minimum Pulse Width |  |  |  |  |  |  |
| High | tsClkPWH |  | 15 |  |  | ns |
| Low | tsclKPWL |  | 15 |  |  | ns |
| $\overline{\mathrm{CS}}$ |  |  |  |  |  |  |
| Setup Time | $t_{\overline{C S S}}$ | $\overline{\mathrm{CS}}$ setup to SCLK rising edge | 11 |  |  | ns |
| Hold Time | $t_{\overline{C S}}$ | $\overline{\mathrm{CS}}$ hold from SCLK rising edge | 5 |  |  | ns |
| Pulse Width High | $\mathrm{t}_{\overline{\text { CSPW }}}$ | $\overline{\mathrm{CS}}$ pulse width high | 15 |  |  | ns |
| MOSI |  |  |  |  |  |  |
| Setup Time | $\mathrm{t}_{\text {MOSIS }}$ | MOSI setup to SCLK rising edge | 5 |  |  | ns |
| Hold Time | $\mathrm{t}_{\text {MOSIH }}$ | MOSI hold from SCLK rising edge | 5 |  |  | ns |
| MISO Output Delay | $\mathrm{t}_{\text {MISOD }}$ | MISO valid output delay from SCLK falling edge |  |  |  |  |
|  |  | Register 0x00B4 $=0 \times 0050$ (default) |  |  | 21.0 | ns |
|  |  | Register 0x00B4 $=0 \times 005$ F (maximum slew rate, maximum drive strength for SPI) |  |  | 14.0 | ns |

Table 8. Timing Specifications for Provision of External Low Frequency Oscillator

| Parameter | Min | Typ | Max |
| :--- | :--- | :--- | :--- |
| FREQUENCY |  |  | Unit |
| 1 MHz Low Frequency Oscillator | 500 | 2000 | kHz |
| 32 kHz Low Frequency Oscillator | 10 |  |  |
| DUTY CYCLE | 10 |  |  |
| 1 MHz Low Frequency Oscillator | 10 | 90 | $\%$ |
| 32 kHz Low Frequency Oscillator |  | 90 | $\%$ |

## Data Sheet

Timing Diagrams


ABSOLUTE MAXIMUM RATINGS
Table 9.

| Parameter | Rating |
| :--- | :--- |
| AVDD to AGND | -0.3 V to +2.2 V |
| DVDD1, DVDD2 to DGND | -0.3 V to +2.2 V |
| IOVDD to DGND | -0.3 V to +3.9 V |
| GPIOx, MOSI, MISO, SCLK, $\overline{C S}, \mathrm{SCL}$, | -0.3 V to +3.9 V |
| SDA to DGND |  |
| LEDxx to LGND | -0.3 V to +3.6 V |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) |  |
| $\quad$ Human Body Model (HBM) | 2500 V |
| Charged Device Model (CDM) | 750 V |
| Machine Model (MM) | 100 V |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.
$\theta_{\text {IA }}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. $\theta_{\mathrm{JC}}$ is the junction to case thermal resistance.

Table 10. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- |
| CP-35-2 |  |  |  |
| CB-33-1 |  |  |  |

${ }^{1}$ The thermal resistance values are defined as per the JESD51-12 standard.

## RECOMMENDED SOLDERING PROFILE

Figure 4 and Table 11 provide details about the recommended soldering profile.


Table 11. Recommended Soldering Profile

| Profile Feature | Condition (Pb-Free) |
| :---: | :---: |
| Average Ramp Rate ( $\mathrm{L}_{\text {L }}$ to $\mathrm{T}_{\mathrm{P}}$ ) | $3^{\circ} \mathrm{C} / \mathrm{sec}$ maximum |
| Preheat |  |
| Minimum Temperature ( $\mathrm{T}_{\text {SMIN }}$ ) | $150^{\circ} \mathrm{C}$ |
| Maximum Temperature ( $\mathrm{T}_{\text {SMAX }}$ ) | $200^{\circ} \mathrm{C}$ |
| Time ( $\mathrm{T}_{\text {smin }}$ to $\mathrm{T}_{\text {smax }}$ ) (ts) | 60 sec to 180 sec |
| $\mathrm{T}_{\text {SMAX }}$ to $\mathrm{T}_{\text {L }}$ Ramp-Up Rate | $3^{\circ} \mathrm{C} / \mathrm{sec}$ maximum |
| Time Maintained Above Liquidus Temperature |  |
| Liquidus Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) | $217^{\circ} \mathrm{C}$ |
| Time ( $\mathrm{t}_{\mathrm{L}}$ ) | 60 sec to 150 sec |
| Peak Temperature ( $\mathrm{T}_{\mathrm{P}}$ ) | +260 (+0/-5) ${ }^{\circ} \mathrm{C}$ |
| Time Within $5^{\circ} \mathrm{C}$ of Actual Peak Temperature ( $\mathrm{t}_{\mathrm{p}}$ ) | <30 sec |
| Ramp-Down Rate | $6^{\circ} \mathrm{C} / \mathrm{sec}$ maximum |
| Time from $25^{\circ} \mathrm{C}$ to Peak Temperature | 8 minutes maximum |



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADPD4000 Pin Configuration
Table 12. ADPD4000 Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :--- | :--- | :--- | :--- |
| A5 | LED1A | AO | LED Driver 1A Current Sink. If not in use, leave this pin floating. |
| A4 | LED2A | AO | LED Driver 2A Current Sink. If not in use, leave this pin floating. |
| A3 | LED3A | AO | LED Driver 3A Current Sink. If not in use, leave this pin floating. |
| A2 | LED4A | AO | LED Driver 4A Current Sink. If not in use, leave this pin floating. |
| A1 | LED4B | AO | LED Driver 4B Current Sink. If not in use, leave this pin floating. |
| B5 | LGND | S | LED Driver Ground. |
| B4 | LED1B | AO | LED Driver 1B Current Sink. If not in use, leave this pin floating. |
| B3 | LED2B | AO | LED Driver 2B Current Sink. If not in use, leave this pin floating. |
| B2 | LED3B | AO | LED Driver 3B Current Sink. If not in use, leave this pin floating. |
| B1 | GPIO2 | DIO | General-Purpose I/O 2. This pin is used for interrupts and various clocking options. |
| C5 | GPIO0 | DIO | General-Purpose I/O 0. This pin is used for interrupts and various clocking options. |
| C4 | GPIO1 | DIO | General-Purpose I/O 1. This pin is used for interrupts and various clocking options. |
| C3 | GPIO3 | DIO | General-Purpose I/O 3. This pin is used for interrupts and various clocking options. |
| C2 | SCLK | DI | SPI Clock Input |
| C1 | MISO | DO | SPI Master Input/Slave Output. |
| D5 | AVDD | S | 1.8 V Analog Supply. |
| D4 | DVDD2 | S | 1.8 V Digital Supply. |
| D3 | IOVDD | S | 1.8 V/3.3 V I/O Driver Supply. |
| D2 | CS | DI | SPI Chip Select Input. |
| D1 | MOSI | DI | SPI Master Output/Slave Input. |
| E5 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a $1 \mu \mathrm{HF}$ capacitor to AGND. |
| E4 | AGND | S | Analog Ground. |
| E3 | IOGND | S | I/O Driver Ground. |
| E2 | DGND | S | Digital Ground. |
| E1 | DVDD1 | S | 1.8 V Digital Supply. |
| F5 | VC1 | AO | Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| F4 | IN1 | AI | Current Input 1. If not in use, leave this pin floating. |
| F3 | IN3 | AI | Current Input 3. If not in use, leave this pin floating. |

## ADPD4000/ADPD4001

| Pin No. | Mnemonic | Type $^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| F2 | IN5 | AI | Current Input 5. If not in use, leave this pin floating. |
| F1 | IN7 | AI | Current Input 7. If not in use, leave this pin floating. |
| G5 | VC2 | AO | Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| G4 | IN2 | AI | Current Input 2. If not in use, leave this pin floating. |
| G3 | IN4 | AI | Current Input 4. If not in use, leave this pin floating. |
| G2 | IN6 | AI | Current Input 6. If not in use, leave this pin floating. |
| G1 | IN8 | AI | Current Input 8. If not in use, leave this pin floating. |

${ }^{1}$ AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.


Figure 6. ADPD4001 Pin Configuration
Table 13. ADPD4001 Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| A5 | LED1A | AO | LED Driver 1A Current Sink. If not in use, leave this pin floating. |
| A4 | LED2A | AO | LED Driver 2A Current Sink. If not in use, leave this pin floating. |
| A3 | LED3A | AO | LED Driver 3A Current Sink. If not in use, leave this pin floating. |
| A2 | LED4A | AO | LED Driver 4A Current Sink. If not in use, leave this pin floating. |
| A1 | LED4B | AO | LED Driver 4B Current Sink. If not in use, leave this pin floating. |
| B5 | LGND | S | LED Driver Ground. |
| B4 | LED1B | AO | LED Driver 1B Current Sink. If not in use, leave this pin floating. |
| B3 | LED2B | AO | LED Driver 2B Current Sink. If not in use, leave this pin floating. |
| B2 | LED3B | AO | LED Driver 3B Current Sink. If not in use, leave this pin floating. |
| B1 | GPIO2 | DIO | General-Purpose I/O 2. This pin is used for interrupts and various clocking options. |
| C5 | GPIO0 | DIO | General-Purpose I/O 0. This pin is used for interrupts and various clocking options. |
| C4 | GPIO1 | DIO | General-Purpose I/O 1. This pin is used for interrupts and various clocking options. |
| C3 | GPIO3 | DIO | General-Purpose I/O 3. This pin is used for interrupts and various clocking options. |
| C2 | SDA | DIO | I2C Data Input/Output. |
| C1 | SCL | DI | I'C Clock Input. $^{\text {D5 }}$ |
| AVDD | S | 1.8 V Analog Supply. |  |
| D4 | DVDD2 | S | 1.8 V Digital Supply. |
| D3 | IOVDD | S | 1.8 V/3.3 V I/O Driver Supply. |
| E5 | VREF | REF | Internally Generated ADC Voltage Reference. Buffer this pin with a $1 \mu F$ capacitor to AGND. |
| E4 | AGND | S | Analog Ground. |
| E3 | IOGND | S | I/O Driver Ground. |
| E2 | DGND | S | Digital Ground. |
| E1 | DVDD1 | S | 1.8 V Digital Supply. |
| F5 | VC1 | AO | Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| F4 | IN1 | AI | Current Input 1. If not in use, leave this pin floating. |
| F3 | IN3 | AI | Current Input 3. If not in use, leave this pin floating. |
| F2 | IN5 | AI | Current Input 5 . If not in use, leave this pin floating. |
| F1 | IN7 | AI | Current Input 7. If not in use, leave this pin floating. |
| G5 | VC2 | AO | Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus. |
| G4 | IN2 | AI | Current Input 2. If not in use, leave this pin floating. |


| Pin No. | Mnemonic | Type $^{\mathbf{1}}$ | Description |
| :--- | :--- | :--- | :--- |
| G3 | IN4 | Al | Current Input 4. If not in use, leave this pin floating. |
| G2 | IN6 | AI | Current Input 6. If not in use, leave this pin floating. |
| G1 | IN8 | AI | Current Input 8. If not in use, leave this pin floating. |

[^0]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. LED Driver Current vs. LED Driver Voltage at $16 \mathrm{~mA}, 80 \mathrm{~mA}$, and 200 mA


Figure 8. AC PSRR vs. Frequency


Figure 9. Referred to Input Noise vs. TIA Gain


Figure 10. SNR vs. Number of Pulses, $C_{P D}=70 \mathrm{pF}$


Figure 11. Referred to Input Noise vs. Input Capacitance


Figure 12. Ambient Light Rejection vs. Frequency


Figure 13. 32 kHz Clock Frequency Distribution, Untrimmed


Figure 14. 1 MHz Clock Frequency Distribution, Untrimmed


Figure 15. 32 MHz Clock Frequency Distribution, Untrimmed

## THEORY OF OPERATION INTRODUCTION

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period. The analog inputs can be driven single-ended or in differential pairs. The eight analog inputs are multiplexed into a single channel or two independent channels, enabling simultaneous sampling of two sensors.

The analog front end (AFE) consists of a TIA, band-pass filter (BPF), integrator, and analog-to-digital converter (ADC). The digital block provides multiple operating modes, programmable timing, four general-purpose input/output (GPIO) pins, block averaging, and a selectable second- through fourth-order cascaded integrator comb (CIC) filter. Eight independent LED drivers are provided that can each drive up to 200 mA . Four LED drivers can be enabled in any time slot and can be programmed from 2 mA to 200 mA monotonically, with a 7 -bit register setting. The LED drivers enabled in any time slot can provide a total combined maximum of 400 mA of LED current.

The core circuitry provides stimulus to the sensors connected to the inputs of the device and measures the response, storing the results in discrete data locations. The eight inputs can drive two simultaneous input channels, either in a single-ended or differential configuration. Data is read directly by a register or through a first in, first out (FIFO) method. This highly integrated system includes an analog signal processing block, digital signal processing block, an $\mathrm{I}^{2} \mathrm{C}$ communication interface on the ADPD4001 or an SPI port on the ADPD4000, programmable pulsed LED current sources, and pulsed voltage sources for sensors that require voltage excitation.
When making optical measurements, the ADPD4000/ADPD4001 provide 60 dB of ambient light rejection using a synchronous modulation scheme with pulses as short as $1 \mu$ s combined with a BPF. Ambient light rejection is automatic without the need of external control loops, dc current subtraction, or digital algorithms.
The LED driver is a current sink and is independent from the LED supply voltage and the LED type. The inputs can be connected to any sensor that provides currents up to $200 \mu \mathrm{~A}$. The ADPD4000/ADPD4001 can also interface with voltage output sensors with a series resistor placed between the sensor output and the ADPD4000/ADPD4001 inputs to convert the voltage to a current. The ADPD4000/ADPD4001 produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

## ANALOG SIGNAL PATH

The ADPD4000/ADPD4001 analog signal path consists of eight current inputs that can be configured as single-ended or differential pairs into one of two independent channels. The two channels can be sampled simultaneously for applications
that require instantaneous sampling of two sensors. Each channel contains a TIA with programmable gain, a BPF with a high-pass corner at 100 kHz and a low-pass cutoff frequency of 390 kHz , and an integrator capable of integrating $\pm 7.5 \mathrm{pC}$ per sample. Each channel is time multiplexed into a 14 -bit ADC. In Figure $16, \mathrm{R}_{\mathrm{F}}$ is the TIA feedback resistor, and $\mathrm{R}_{\mathrm{INT}}$ is the series resistor to the input of the integrator.


Figure 16. Analog Signal Path Block Diagram

## Analog Input Multiplexer

The ADPD4000/ADPD4001 support eight analog input pins. Each input can be used as a single-ended input or as part of a differential pair. Figure 17 shows a single representation of the input switch matrix, which allows programmable connection to the two AFE channels. Each pair of inputs has an exact duplicate of this multiplexer: IN1 and IN2, IN3 and IN4, IN5 and IN6, and IN7 and IN8. The connections are programmable per time slot.


Figure 17. Analog Input Multiplexer
The PAIR12, PAIR34, PAIR56, and PAIR78 registers select whether the matching input pair is used as two single-ended inputs or as a differential pair. This selection is valid for all active time slots. The INP12_x, INP34_x, INP56_x, and

INP78_x bit fields specify whether the input pair is enabled during the corresponding time slot and, if enabled, which input is connected to which AFE channel.

The sleep conditions are used for any inputs that are not enabled. Sleep conditions are determined by the INP_SLEEP_12, INP_SLEEP_34, INP_SLEEP_56, and INP_SLEEP_78 bit fields, which specify the state for the input pairs during sleep and when the inputs are not active. Inputs are only considered active during the precondition and pulse regions for time slots where they are enabled.
Preconditioning of the sensor connected to the input is provided to set the operating point at the input just prior to sampling. There are several different options for preconditioning determined by the PRECON_x bit field. A PRECON_x bit field is provided for each time slot to specify the precondition for enabled inputs or input pairs during the corresponding time slot. Preconditioning options include: float the input(s), VC1, VC2, input commonmode voltage ( $\mathrm{VICM}^{\prime}$ ), TIA_VREF, TIA input, and short the input pair. The preconditioning time at the start of each time slot is programmable using the PRE_WIDTH_x bit field. The default preconditioning period is $8 \mu \mathrm{~s}$.

## Second AFE Channel

The second AFE channel is disabled by default. When disabled, the three amplifiers (TIA, BPF, and integrator) are automatically powered down, and no ADC cycles occur for the second channel. Digital integration and impulse response mode do not use the second channel.
The second AFE channel can be enabled with the CH2_EN_x bit fields on a per time slot basis. When the second channel is enabled, ADC conversions and the datapath bit fields of the second channel operate. When data is being written to the FIFO, the Channel 2 data is written after the Channel 1 data.

## LED DRIVERS

The ADPD4000/ADPD4001 have four LED drivers, each of which is brought out to two LED driver outputs providing a total of eight LED output drivers. The device can drive up to four LEDs simultaneously, one from each driver pair. The LED output driver is a current sink. Figure 18 shows an example of a single LED driver output pair.


Figure 18. Block Diagram of LED Driver Output Pair
The LED driver output pins, LED1A, LED1B, LED2A, LED2B, LED3A, LED3B, LED4A, and LED4B, have an absolute maximum voltage rating of 3.6 V . Any voltage exposure over this rating affects the reliability of the device operation and, in
certain circumstances, causes the device to cease proper operation. The voltage of the LED driver output pins must not be confused with the supply voltages for the LED themselves. $V_{\text {LEDx }}$ is the voltage applied to the anode of the external LED whereas the LED output driver pin is connected to the cathode of the external LED. The compliance voltage, measured at the driver pin with respect to ground, required to maintain the programmed LED current level is a function of the current required. Figure 7 shows the typical compliance voltages required at various LED current settings.

Either side of each LED driver output pair, but not both, can be driven in any of the 12 available time slots. Up to four LED driver outputs can be enabled in any time slot using the LED_ DRIVESIDE1_x, LED_DRIVESIDE2_x, LED_DRIVESIDE3_x, and LED_DRIVESIDE4_x bit fields. The current is set on a per driver, per time slot basis using the LED_CURRENT1_x, LED_ CURRENT2_x, LED_CURRENT3_x, and LED_CURRENT4_x bit fields. Each driver can be programmed from 2 mA to 200 mA with a monotonic 7 -bit setting, as shown in Figure 19. Setting 1 through Setting 15 each increases the LED drive current by $\sim 1 \mathrm{~mA}$. Setting 16 through Setting 127 each increases the LED drive current by $\sim 2 \mathrm{~mA}$. Setting LED_CURRENTx_x $=0$ disables that particular driver.

Although each driver can be programmed to 200 mA and up to four LED drivers can be enabled in any time slot, there is a limitation of a total of 400 mA of combined LED driver current that can be provided in any time slot. It is up to the user to program the LED drivers such that this 400 mA limit is not exceeded. If the 400 mA limit is exceeded by the user settings, priority is given, in the following order, to LED1x, LED2x, LED3x, and LED4x. For example, if the user settings have LED1A set to 150 mA , LED2B set to 150 mA , and LED3A set to 150 mA in a single time slot, LED1A and LED2B both provide 150 mA . However, LED3A is limited to 100 mA to maintain the 400 mA total LED drive current limit for the device.


Figure 19. LED Drive Current vs. LED_CURRENTx_x Setting

## DETERMINING CvLed

To determine the C Cled capacitor value, determine the maximum forward-biased voltage, $\mathrm{V}_{\text {FB_LED_MAX, }}$ of the LED in operation. The LED current, ILed_max, converts to $\mathrm{V}_{\text {fb_led_max }}$ as shown in Figure 20. In this example, 125 mA of current through two green LEDs in parallel yields $\mathrm{V}_{\text {FB_Led_max }}=3.5 \mathrm{~V}$. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being large. In addition, these resistances can be unnecessary constraints on the $\mathrm{V}_{\text {LEDx }}$ supply.


Figure 20. Example of the Average LED Forward Bias Voltage Drop as a Function of the LED Driver Current Setting
To correctly size the C CvLed capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. Calculate the minimum value for Cvied as follows:

$$
\begin{equation*}
C_{V L E D}=\frac{t_{\text {LED_PULSE }} \times I_{\text {LED_MAX }}}{V_{\text {LED_MIN }}-\left(V_{F B_{-L E D \_M A X ~}}+0.6\right)} \tag{1}
\end{equation*}
$$

where:
$t_{\text {LED_PULSE }}$ is the LED pulse width.
$I_{\text {LED_MAX }}$ is the maximum forward-biased current on the LED used in operating the devices.
$V_{L E D \_M I N}$ is the lowest voltage from the $\mathrm{V}_{\text {LEDx }}$ supply with no load. $V_{F B_{-} L E D_{-} M A X}$ is the maximum forward-biased voltage required on the LED to achieve $\mathrm{I}_{\text {LED_max. }}$
The numerator of Equation 1 sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the $\mathrm{V}_{\text {LEDx }}$ supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. At a 125 mA drive current, the compliance voltage of the driver is 0.6 V . For a typical ADPD4000/ADPD4001 example, assume that the lowest value for the $\mathrm{V}_{\text {Ledx }}$ supply is 4.5 V and that the peak current is 125 mA for two 528 nm LEDs in parallel. The minimum value for $\mathrm{C}_{\text {vied }}$ is then equal to $1 \mu \mathrm{~F}$.

$$
\begin{equation*}
C_{V L E D}=\left(3 \times 10^{-6} \times 0.125\right) /(4.5-(3.5+0.6))=1 \mu \mathrm{~F} \tag{2}
\end{equation*}
$$

As shown in Equation 2, as the minimum supply voltage drops close to the maximum anode voltage, the demands on Cvied become more stringent, forcing the capacitor value higher. It is important to insert the correct values into Equation 2. For example, using an average value for $\mathrm{V}_{\text {LED_MIN }}$ instead of the worst case value for $\mathrm{V}_{\text {Led_min }}$ can cause a serious design deficiency, resulting in a Cvied value that is too small causing insufficient optical power in the application.
Additionally, multiple pulses can cause further droop on the $\mathrm{V}_{\text {LEDx }}$ supply if the $\mathrm{C}_{\text {VLED }}$ capacitor is not fully recharged between pulses. Therefore, adding a sufficient margin on C Cled is strongly recommended. Add additional margin to C Clied to account for multiple pulses and derating of the capacitor value over voltage, bias, temperature, and other factors over the life of the component.

## DATAPATH, DECIMATION, AND FIFO

ADC samples are gathered for each pulse in each time slot and combine to create a running positive and negative sum for each time slot. These sums are each kept as a 32 -bit unsigned value register and saturate if the values overflow 32 bits. Each ADC sample is added to either the positive or negative sum based on the SUBTRACT_x bit for the current pulse in standard sampling mode, or in the lit or dark acquisition regions for digital integration mode. In impulse mode, the positive sum is used to add two values and the result is written directly to the FIFO. Figure 21 shows the datapath structure.
At the end of the pulse operations in each time slot, the signal value is calculated by subtracting the negative accumulator from the positive accumulator. The signal and dark values are then clipped to positive numbers and are processed by the decimation unit. If the decimated value is ready, the data registers update, and the selected values are written to the FIFO. The data interrupt for that time slot is also set at this time.

The DECIMATE_FACTOR_x bit field determines the number of time slot values used to create a 32 -bit final sample value at a rate of

> Sample Rate $=$
> $\left(1 / T I M E S L O T \_P E R I O D \_x\right) /\left(D E C I M A T E \_F A C T O R \_x+1\right)$

If DECIMATE_FACTOR_x is 0 , the output sample rate equals the time slot rate. The final value is the sum of the decimated samples. There is no divide by (DECIMATE_FACTOR_x +1 ) operation performed on the decimated data, but final data values can be bit shifted to the right before being written to the FIFO, creating a direct average when the number of samples is a power of 2. DECIMATE_TYPE_x selects the method of decimation used. A setting of 0 selects a simple block sum with other settings allowing higher order CIC filters up to fourth order. If using higher order CIC filters for the signal data, the dark data still uses the simple block sum at the same decimation rate. Each time slot maintains its own block sum or CIC filter
state. The entire decimation path uses a 32 -bit datapath. It is up to the user to ensure that there is no undesired overflow.

Final data results can be read from data registers or a 256-byte data FIFO. Data written to the FIFO is configurable to allow the different data registers, formats, and data sizes as required. All time slots that write data to the FIFO must use the same output data rate by using the same decimation rate. Data from time slots operating at different output data rates than that which is being written to the FIFO must be read from the corresponding data register.
At the end of each time slot or decimation period, the selected data is written to the FIFO as a packet. This packet can include $0,8-, 16-, 24$-, or 32 -bit data for each of the dark data and signal data values. The bit alignment of the data written to the FIFO is selectable with a shift of 0 bits to 31 bits, with saturation provided. Lower bits are ignored. The DARK_SHIFT_x and SIGNAL_SHIFT_x bit fields select the number of bits to shift the output data to the right before writing to the FIFO. The

DARK_SIZE_x and SIGNAL_SIZE_x bit fields select the number of bytes of each field to be written from 0 bytes to 4 bytes. When set to 0 , no data is written for that data type. If there are any nonzero bits at more significant bit positions than those selected, the data written to the FIFO is saturated. If both channels are enabled, all selected Channel 1 data values are written to the FIFO first, followed by the Channel 2 data.

For example, in modes that utilize dark data, the eight upper bits of the dark data can be stored with 24 appropriately selected bits from the signal data for each time slot to allow detection of whether the ambient light is becoming large, while limiting the size of the amount of data transferred.
The FIFO is never written with partial packets of data. This means that if there is not enough room for all of the data that is to be written to the FIFO for all enabled time slots and any selected status bytes, no data is written from any of the time slots during that period and the INT_FIFO_OFLOW status bit is set.


The order of samples written to the FIFO (if selected) is dark data followed by signal data. The byte order for multibyte words is shown in Table 14.

Table 14. Byte Order for FIFO Writes

| Size | Byte Order (After Shift) |
| :--- | :--- |
| 8 | $[7: 0]$ |
| 16 | $[15: 8],[7: 0]$ |
| 24 | $[15: 8],[7: 0],[23: 16]$ |
| 32 | $[15: 8],[7: 0],[31: 24],[23: 16]$ |

The FIFO size is 256 bytes. When the FIFO is empty, a read operation returns $0 \times \mathrm{xFF}$ and the INT_FIFO_UFLOW status bit is set.

In addition to the FIFO, the signal and dark 32-bit registers can be directly read. These registers are effectively two-stage registers where there is an internal data register that updates with every sample and a latched output data register that is accessed by the host. The data interrupts can be used to align the access of these registers to just after the registers are written. If using the interrupt timing is troublesome, use the HOLD_REGS_x bit field to prevent update of the output registers during an access not aligned to the interrupt. Setting the HOLD_REGS_x bit field blocks the update of the latched output data register and ensures that the dark and signal values read by the host are from the same sample point. If additional samples occur while the HOLD_REGS_x bit field is set, the samples are written to the internal data register but not latched into the output data register that is accessed by the host. Setting the HOLD_REGS_x bit field to 0 reenables the pass through of new data.
After all time slots have completed, the optional status bytes are written to the FIFO. See the Optional Status Bytes section for more information.

## CLOCKING

## Low Frequency Oscillator

A low frequency oscillator clocks the low speed state machine, which sets the time base used to control the sample timing, wake-up states, and overall operation. There are three options for low frequency oscillator generation. The first option is an internal, selectable 32 kHz or 1 MHz oscillator. The second option is for the host to provide an low frequency oscillator externally. Finally, the low frequency oscillator can be generated by a divide by 32 or divide by 1000 of an external high frequency clock source at 32 MHz . When powering up the device, it is expected that the low frequency oscillator is enabled and left running continuously.
To operate with the on-chip low frequency oscillator, use the following writes. Set the LFOSC_SEL bit to 0 to select the 32 kHz clock or 1 if the 1 MHz clock is desired. Then, set either the OSC_1M_EN or OSC_32K_EN bit to 1 to turn on the desired internal oscillator. The internal 32 kHz clock frequency is set using the 6-bit OSC_32K_ADJUST bit field. The internal 1 MHz clock frequency is set using the 10 -bit OSC_1M_FREQ_ ADJUST bit field.

The low frequency oscillator can be driven directly from an external source provided on a GPIO input. To enable an external low frequency clock, use the following writes. Enable one of the GPIO inputs using the GPIO_PIN_CFGx bit fields. Next, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input to be used for the external low frequency oscillator. Set the ALT_CLOCKS bit field to 0x1 to select an external low frequency oscillator. Finally, use the LFOSC_SEL bit to match whether a 32 kHz or 1 MHz clock is being provided.

In a third method, an external 32 MHz clock is used for both the high frequency clock and to be divided down to generate the low frequency clock. To use this method, follow the previous instructions for an external low frequency clock but set the ALT_CLOCKS bit field to $0 \times 3$, and use the LFOSC_SEL bit to determine if a divide by 32 or 1000 is used to generate the low frequency clock so that either a 32 kHz or 1 MHz clock is generated from the external 32 MHz clock.

## High Frequency Oscillator

A 32 MHz high frequency oscillator is generated internally or can be provided externally. This high frequency clock clocks the high speed state machine, which controls the AFE operations during the time slots, such as LED timing and integration times.
The high frequency oscillator can be internally generated by setting the ALT_CLOCKS bit field to $0 \times 0$ or $0 x 1$. When selected, the internal 32 MHz oscillator is enabled automatically by the low speed state machine during the appropriate wake-up time or during the 32 MHz oscillator calibration routine.
The high frequency oscillator can also be driven from an external source. To provide an external 32 MHz high frequency oscillator, enable one of the GPIO inputs using the GPIO_PIN_ CFGx bit fields. Then, use the ALT_CLK_GPIO bit field to choose the enabled GPIO input for the external high frequency oscillator. Finally, write $0 \times 2$ or $0 \times 3$ to the ALT_CLOCKS bit field to select an external high frequency oscillator. Writing 0x2 provides only the high frequency oscillator from the external source, whereas writing $0 \times 3$ generates both the low frequency oscillator and high frequency oscillator from the external 32 MHz source. When using an external 32 MHz oscillator, it must be kept running continuously for proper device operation.

## TIME STAMP OPERATION

The time stamp feature is useful for calibration of the low frequency oscillator as well as providing the host with timing information during time slot operation. Timestamping is supported by the use of any GPIO as a time stamp request input, the CAPTURE_TIMESTAMP bit to enable capture of the time stamp trigger, a time counter running in the low frequency oscillator domain, and two output registers. The output bit fields include TIMESTAMP_COUNT_x, which holds the count of low frequency oscillator cycles between time stamp triggers, and TIMESTAMP_SLOT_DELTA, which holds the number of low frequency oscillator cycles remaining to the next time slot start.

The setup for using the time stamp operation is as follows:

1. Configure a GPIO to support the time stamp input using the appropriate GPIO_PIN_CFGx bit field. Select the matching GPIO to provide the time stamp using the TIMESTAMP_GPIO bit field.
2. Configure the ADPD4000/ADPD4001 for operation and enable the low frequency oscillator.
3. If the TIMESTAMP_SLOT_DELTA function is desired, start time slot operation by placing the device in go mode using the OP_MODE bit (see Table 15). For low frequency oscillator calibration, it is only required that the low frequency oscillator be enabled. The device does not have to be in go mode for low frequency oscillator calibration.

Use the following procedure to capture the time stamp:

1. Set the CAPTURE_TIMESTAMP register bit to 1 to enable capture of the time stamp on the next rising edge on the selected GPIO input.
2. The host provides the initial time stamp trigger on the selected GPIO at an appropriate time.
3. The CAPTURE_TIMESTAMP bit is cleared when the time stamp signal is captured unless the TIMESTAMP_ ALWAYS_EN bit is set, in which case, the capture of the time stamp is always enabled. Reenable the capture if necessary.
4. The host provides a subsequent time stamp trigger on the selected GPIO at an appropriate time.
5. The number of low frequency oscillator cycles that occurred between time stamp triggers can now be read from the TIMESTAMP_COUNT_x bit fields.

The host must continue to handle the FIFO and/or data register data normally during time stamp processing.

If using a dedicated pin for a time stamp that does not have transitions other than the time stamp, set the TIMESTAMP_ ALWAYS_EN bit to avoid automatic clearing of the CAPTURE_ TIMESTAMP bit. This setting removes the need to enable the time stamp capture each time.
The time stamp can calibrate the low frequency oscillator as described in the Low Frequency Oscillator Calibration section. The host can also use TIMESTAMP_SLOT_DELTA to determine when the next time slot occurs. TIMESTAMP_SLOT_DELTA can be used to determine the arrival time of the samples currently in the FIFO. TIMESTAMP_SLOT_DELTA does not account for the decimation factor.
The time stamp trigger is edge sensitive and can be set to either trigger on the rising edge (default) or falling edge using
TIMESTAMP_INV.

## LOW FREQUENCY OSCILLATOR CALIBRATION

The time stamp circuitry can be used to calibrate either the 32 kHz or 1 MHz low frequency oscillator circuit by adjusting the frequency to match the timing of the time stamp triggers. Simply compare the TIMESTAMP_COUNT_x value in low
frequency oscillator cycles to the actual time stamp trigger period and adjust the OSC_32K_ADJUST or OSC_1M_FREQ_ ADJ value accordingly.

## HIGH FREQUENCY OSCILLATOR CALIBRATION

The high frequency oscillator is calibrated by comparing multiples of its cycles with multiple cycles of the low frequency oscillator, which is calibrated to the system time. Calibration of the low frequency oscillator precedes calibration of the high frequency oscillator. The method for calibrating the high frequency oscillator is as follows:

1. Write 1 to the OSC_32M_CAL_START bit.
2. The ADPD4000/ADPD4001 automatically power up the high frequency oscillator.
3. The device automatically waits for the high frequency oscillator to be stable.
4. An internal counter automatically counts the number of 32 MHz high frequency oscillations that occur during 128 cycles of the 1 MHz low frequency oscillator or 32 cycles of the 32 kHz low frequency oscillator, depending on which low frequency oscillator is enabled based on the setting of LFOSC_SEL.
5. The OSC_32M_CAL_COUNT bit field is updated with the final count.
6. The 32 MHz oscillator automatically powers down following calibration unless time slots are active.
7. The device resets the OSC_32M_CAL_START bit indicating the count has been updated.

The OSC32M_FREQ_ADJ bit field adjusts the frequency of the 32 MHz oscillator to the desired frequency. When using an external low frequency oscillator, the 32 MHz oscillator calibration is performed with respect to the externally provided low frequency oscillator.

## TIME SLOT OPERATION

Operation of the ADPD4000/ADPD4001 is controlled by an internal configurable controller that generates all the timing needed to generate sampling regions and sleep periods. Measurements of multiple sensors and control of synchronous stimulus sources is handled by multiple time slots. The device provides up to 12 time slots for multisensor applications. The enabled time slots are repeated at the sampling rate, which is configured by the 23-bit TIMESLOT_PERIOD_x bit field in the TS_FREQ register. The sampling rate is determined by the following formula:

```
Sampling Rate = Low Frequency Oscillator Frequency (Hz) \div
TIMESLOT_PERIOD_x
```

Each time slot allows the creation of one or more LED and/or modulation pulses, and the acquisition of the photodiode or other sensor current based on that stimulus. The operating parameters for each time slot is highly configurable.

Figure 22 shows the basic time slot operation sequence. Each time slot is repeated at the sampling rate, followed by an ultra low power sleep period. By default, subsequent time slots are initiated immediately following the end of the previous time slot. In addition, there is an option to add an offset to the start of the subsequent time slots using the TIMESLOT_OFFSET_x bit field as shown in Figure 23, which shows the TIMESLOT_ OFFSET_B bit field being used to offset the start of Time Slot B. In this case, each time slot still operates at the sampling rate, but there is a sleep period between Time Slot A and Time Slot B. The wake period shown in Figure 22 and Figure 23 is used to power up and stabilize the analog circuitry before data acquisition begins. If the TIMESLOT_OFFSET_B bit field is set to 0 , the time slot starts as soon as the previous time slot finishes.
The time slot offset is always applied to the Time Slot A start time. For example, TIMESLOT_OFFSET_D is an offset added to the beginning of Time Slot A, not Time Slot C, which immediately precedes Time Slot D.

The amount of offset applied is dependent on the low frequency oscillator used. If using the 1 MHz low frequency oscillator,

Offset $=64 \times$ (Number of 1 MHz Low Frequency Oscillator Cycles) $\times$ TIMESLOT_OFFSET_x

If using the 32 kHz low frequency oscillator,

> Offset $=2 \times($ Number of 32 kHz Low Frequency Oscillator Cycles $) \times$ TIMESLOT_OFFSET_x

For example, if TIMESLOT_OFFSET_C is set to $0 \times 040$ and the 1 MHz low frequency oscillator is being used, then the offset from the start of Time Slot A to the start of Time Slot C is

$$
\text { Offset }=(64 \times 1 \mu \mathrm{~s} \times 64)=4.096 \mathrm{~ms}
$$

The sampling rate is controlled by the low frequency oscillator. The low frequency oscillator is driven by one of three sources as described in the Clocking section.
If the sampling period is set too short to allow the enabled time slots to complete, a full cycle of enabled time slot samples are skipped, effectively reducing the overall sample rate. For example, if the sampling rate is set to $100 \mathrm{~Hz}(10 \mathrm{~ms}$ period) and the total amount of time required to complete all enabled time slots is 11 ms , the next cycle of time slots does not begin until $\mathrm{t}=20 \mathrm{~ms}$, effectively reducing the sampling rate to 50 Hz .

If TIMESLOT_OFFSET_x is set too short to allow the previous time slot to finish, the time slot occurs immediately after the previous time slot. Time slots always occur in A through L order.

## Using External Synchronization for Sampling

An external signal driven to a configured GPIO pin can be used to wake from sleep instead of the TIMESLOT_PERIOD_x counter, which allows external control of the sample rate and time. This mode of operation is enabled using the EXT_SYNC_EN bit and uses the GPIO pin selected by the EXT_SYNC_GPIO bit field. If using this feature, be sure to enable the selected GPIO pin as an input using the appropriate GPIO_PIN_CFGx bit field.
When operating with external synchronization, the device enters sleep first when set into go mode and waits for the next external synchronization signal before waking up. This external synchronization signal is then synchronized to the low frequency oscillator and then starts the wake-up sequence. If an additional external synchronization is provided prior to completing time slot operations, it is ignored.

## EXECUTION MODES

A state machine in the low frequency oscillator clock domain controls sleep times, wake-up cycles, and the start of time slot operations. The low frequency oscillator serves as the time base for all time slot operations, controls the sample rates, and clocks the low frequency state machine. This state machine controls all operations and is controlled by the OP_MODE bit.

Table 15. OP_MODE Bit Setting Descriptions

| OP_MODE <br> Setting | Mode | Description |
| :--- | :--- | :--- |
| 0 | Off | All operations stopped. Time slot actions <br> reset. Low power standby state. |
| 1 | Go | Transitioning to this state from off mode <br> starts time slot operation. |

At power-up and following any subsequent reset operations, the ADPD4000/ADPD4001 is in off mode. The user can write 0 to the OP_MODE bit to immediately stop operations and return to off mode.
Register writes that affect operating modes cannot occur during go mode. The user must enter off mode before changing the control registers. Off mode resets the digital portion of the ADC , all of the pulse generators, and the state machine.
When OP_MODE is set to 1 , the device immediately starts the first wake-up sequence and time slot operations unless using an external synchronization trigger. If using an external synchronization trigger, the device enters the sleep state before the first wake-up and time slot regions begin.


Figure 23. Time Slot Operation with Offset Using TIMESLOT_OFFSET_x

## ADPD4000/ADPD4001

## HOST INTERFACE

The ADPD4000/ADPD4001 provide two methods of communication with the host, a SPI port and $\mathrm{I}^{2} \mathrm{C}$ interface. The device also provides numerous FIFO, data register, error, and threshold status bits, each of which can be provided by an interrupt function from a GPIO, read from status registers, or appended as optional status bytes at the end of a FIFO packet.

## Interrupt Status Bits

## Data Register Interrupts

The data interrupt status bits, INT_DATA_x for each time slot, are set every time the data registers for that time slot are updated. The state of the HOLD_REGS_x bit has no effect on the interrupt logic.

## FIFO Threshold Interrupt

The FIFO threshold interrupt status bit, INT_FIFO_TH, is set when the number of bytes in the FIFO exceeds the value stored in the FIFO_TH register. The INT_FIFO_TH bit is cleared automatically when a FIFO read reduces the number of bytes below the value in the FIFO_TH register, which allows the user to set an appropriate data size for their host needs.

## Level Interrupts

Two level interrupt status bits, INT_LEV0_x and INT_LEV1_x, provide an interrupt when the dark data or signal data values cross above or below a programmed threshold level.
Two comparison circuits are available per time slot. The INT_LEV0_x or INT_LEV1_x status bits are set when the data register update meets the criteria set by the associated THRESH0_TYPE_x, THRESH0_DIR_x, THRESH0_CHAN_x settings, or by the associated THRESH1_TYPE_x, THRESH1_DIR_x, and THRESH1_CHAN_x settings.
The Level 0 interrupt operates as follows. The user sets an 8-bit threshold value in the THRESH0_VALUE_x bit field for the corresponding time slot. This value is then shifted to the left by anywhere from 0 bits to 24 bits, specified by the setting of the

THRESH0_SHIFT_x bit field. A comparison is then made between the shifted threshold value and the register chosen by the THRESH0_TYPE_x bit field and the THRESH0_CHAN_x bit. The INT_LEV0_x status bit is set if the selected data register meets the criteria set in the THRESH0_DIR_x bit field. The Level 1 interrupt operates in the same fashion.

## Clearing Interrupt Status Bits

All status bits are set regardless of whether the status bit is routed to one of the interrupt outputs, Interrupt X or Interrupt Y. The status bits are independent of the interrupt enable bits. The status bits are always set by the corresponding event. The interrupt bits stay set until they are either manually or automatically cleared.

The user can manually clear a given interrupt by writing a 1 to the matching interrupt status bit. In addition, the data interrupt status bits can be configured to clear automatically. When the INT_ACLEAR_DATA_x or INT_ACLEAR_FIFO bit is set, the appropriate interrupt status bit is automatically cleared when any matching data register or FIFO register is read. Automatic clearing of the interrupt status bits removes the need to manually clear these interrupts.

## Optional Status Bytes

There is an option to append each data packet with status bits. This option is useful for hosts that cannot spare an interrupt channel to service. The status bytes can each be individually selected in the FIFO_STATUS_BYTES register. Each bit in the FIFO_ STATUS_BYTES register enables a status byte that is appended to the data packet in the FIFO. If any bit in the FIFO_STATUS_ BYTES register is set to 1 , the byte that is appended to the data packet contains the status bits, as shown in Table 16. Table 16 shows the order, enable bit, and contents of each status byte.

The 4 -bit sequence number cycles from 0 to 15 and is incremented with wraparound every time the time slot sequence completes. This sequence number can also be made available bitwise on the GPIO pins.

Table 16. FIFO Status Byte Order and Contents

| Byte Order | Enable Bit | Contents ${ }^{1}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | ENA_STAT_SUM | 0 | 0 | Any LEV1_x | Any LEVO_x | 4-bit sequence |  |  |  |
| 1 | ENA_STAT_D1 | DATA_H | DATA_G | DATA_F | DATA_E | DATA_D | DATA_C | DATA_B | DATA_A |
| 2 | ENA_STAT_D2 | 0 | 0 | 0 | 0 | DATA_L | DATA_K | DATA_J | DATA_I |
| 3 | ENA_STAT_LO | LEV0_H | LEVO_G | LEV0_F | LEV0_E | LEV0_D | LEVO_C | LEVO_B | LEVO_A |
| 4 | ENA_STAT_L1 | LEV1_H | LEV1_G | LEV1_F | LEV1_E | LEV1_D | LEV1_C | LEV1_B | LEV1_A |
| 5 | ENA_STAT_LX | LEV1_L | LEV1_K | LEV1_J | LEV1_I | LEV0_L | LEV0_K | LEV0_J | LEV0_I |

[^1]
## Interrupt Outputs, Interrupt $X$ and Interrupt $Y$

The ADPD4000/ADPD4001 support two separate interrupt outputs, Interrupt X and Interrupt Y. Each interrupt has the option to be driven to any of the four GPIO pins. The two different interrupt outputs can be generated for a host processor if desired. For example, the FIFO threshold interrupt, INT_FIFO_TH, can be routed to Interrupt X and used to drive the direct memory access (DMA) channel of the host, while the INT_FIFO_ OFLOW and INT_FIFO_UFLOW interrupts can be routed to Interrupt Y and used to drive an additional host interrupt pin. Another example case includes routing the data interrupt from a single time slot to Interrupt X and the FIFO threshold interrupt to Interrupt Y. The host receives one interrupt when the interrupt of that particular channel occurs and the host can then read that register directly. Interrupt Y , in this case, is handled by the host with DMA or with an interrupt. Each of the different interrupt status bits can be routed to Interrupt X or Interrupt Y , or both.

For each interrupt, there is an associated Interrupt X and Interrupt Y enable bit. See Table 27 for a full list of available interrupts that can be brought out on Interrupt X and Interrupt Y . The logic for the Interrupt X and Interrupt Y function is a logic AND of the status bit with its matching enable bit. All enabled status bits are then logically ORed to create the interrupt function. The enable bits do not affect the status bits.

## General-Purpose I/Os

The ADPD4000/ADPD4001 provide four general-purpose I/O pins: GPIO0, GPIO1, GPIO2, and GPIO3. These GPIOs can be used as previously described in the Interrupt Outputs, Interrupt X and Interrupt Y section for interrupt outputs or for providing external clock signals to the device. The GPIOs can also be used for many different control signals, as synchronization controls to external devices, as well as test signals that are useful during system debugging. All of the available signals that can be brought out on a GPIOx pin are listed in Table 31.

## SPI and $I^{2}$ C Interface

The ADPD4000 contains a SPI port, the ADPD4001 contains an $I^{2} \mathrm{C}$ interface. The SPI and $\mathrm{I}^{2} \mathrm{C}$ interfaces operate synchronously with their respective input clocks and require no internal clocks to operate.

The ADPD4000/ADPD4001 have an internal power-on-reset circuit that sets the device into a known idle state during the initial power-up. After the power-on-reset has been released, approximately $2 \mu$ s to $6 \mu \mathrm{~s}$ after the DVDD supply is active, the device can be read and written through the SPI or $\mathrm{I}^{2} \mathrm{C}$ interface.
The registers are accessed using addresses within a 15-bit address space. Each address references a 15 -bit register with one address reserved for the FIFO read accesses. For both the I ${ }^{2} \mathrm{C}$ and SPI interfaces, reads and writes auto-increment to the next register if additional words are accessed as part of the same access sequence. This automatic address increment occurs for all addresses except the FIFO address, one less than the FIFO
address and the last used address, which is $0 \times 277$. Reads from the FIFO address continue to access the next byte from the FIFO.

## SPI Operations

The SPI single register write operation is shown in Figure 24. The first two bytes contain the 15 -bit register address and specifies that a write is requested. The remaining two bytes are the 16 data bits to write to the register. The register write occurs only when all 16 bits are shifted in prior to deassertion of the $\overline{\mathrm{CS}}$ signal.
In addition, multiple registers can be written if additional 16-bit data is shifted in before deassertion of the $\overline{\mathrm{CS}}$ signal. The register address automatically increments to the next register after each 16 bits of data.

The SPI single register read operation is shown in Figure 25. The first two bytes contain the 15-bit register address and specifies that a read is requested. Register bits are shifted out starting with the MSB. In addition, multiple registers can be read if additional 16-bit data is shifted out prior to deassertion of the $\overline{\mathrm{CS}}$ signal.
It is recommended that reading from the FIFO is done byte wise. There is no requirement to read multiples of 16 bits.

## $I^{2} \mathrm{C}$ Operations

The $\mathrm{I}^{2} \mathrm{C}$ operations require addressing the device as well as choosing the register that is being read or written. An $I^{2} \mathrm{C}$ register write is shown in Figure 26 and Figure 27. The SDA pin is bidirectional open drain, where different bit times are driven in a predetermined way by the master or the slave. The ADPD4001 acts as a slave on the $\mathrm{I}^{2} \mathrm{C}$ bus. Start and stop bit operations are shown as $S$ and $P$ in Figure 26 and Figure 27. The $I^{2} C$ port supports both 7 -bit and 15 -bit addresses. If accessing Address $0 \times 007 \mathrm{~F}$ or lower, a 7 -bit address can be used. If the first address bit after the slave address acknowledge (ACK) is a 0 , a 7 -bit address is used, as shown in the short read and write operations (see Figure 26 to Figure 29). If the first bit after a slave address acknowledge is 1 , a 15-bit address is used as shown in the long read and write operations (see Figure 30 and Figure 31).
Figure 26 shows the first half of the short register write operation. The first byte indicates that the ADPD4001 is being addressed with a write operation. The ADPD4001 indicates that it has been addressed by driving an acknowledge. The next byte operation is a write of the address of the register to be written. The MSB is the L/S bit (long/short). When this bit is low, a 7-bit address follows. If the $L / \bar{S}$ bit is high, a 15 -bit address follows. The ADPD4001 sends an acknowledge following the register address.

The rest of the write operation is shown in Figure 27, which shows the two data bytes that are written to the 16-bit register. Registers are written only when all 16 bits are shifted in before a stop bit occurs. The ADPD4001 sends an acknowledge for each byte received. Additional pairs of byte operations can be repeated prior to the stop bit occurring. The address auto-increments
after each complete write. Register writes occur only after each pair of bytes is written.
The $I^{2} \mathrm{C}$ short read operations are shown in Figure 28 and Figure 29. Like the write operation, the first byte pair selects the ADPD4001 and specifies the register address (with the L/ $\overline{\mathrm{S}}$ bit low) to read from.

Figure 29 shows the rest of the read operation. This sequence starts with a start bit, selects the ADPD4001, and indicates that a read operation follows. The ADPD4001 sends an acknowledge to indicate data to be sent. The ADPD4001 then shifts out the register read data one byte at a time. The host acknowledges
each byte after it is sent by the ADPD4001, if additional bytes are to be read. The same address incrementing is used for reads as well.

To read multiple bytes from the FIFO or from sequential registers, simply repeat the middle byte operation as shown in Figure 29.
The first portion of a long write operation is shown in Figure 30. The second half of the long write is the same as for the short write, as shown in Figure 27.
The first half of a long read operation is shown in Figure 31. The second half is the same as shown in Figure 29.


Figure 25. SPI Read Operation


Figure 26. ${ }^{2}$ C Short Write First Half


Figure 28. $1^{2}$ C Short Read First Half

SCL
Figure 29. ${ }^{2}$ C Short Read Second Half




## APPLICATIONS INFORMATION

## OPERATING MODE OVERVIEW

The ADPD4000/ADPD4001 are effectively charge measuring devices that can interface with many different sensors enabling synchronous measurements of PPG, electrocardiography (ECG), electrodermal activity (EDA), impedance, capacitance, and temperature measurements. A selection of operating modes are built into the device to optimize each of the different sensor measurements supported.

## SINGLE INTEGRATION MODE

Single integration mode is used for a single integration of incoming charge per ADC conversion and is the most common operating mode for the ADPD4000/ADPD4001. In single integration mode, most of the dynamic range of the integrator is used when integrating the charge from the sensor response to a single stimuli event, for example, an LED pulse. There is also a multiple integration mode available for situations with very small sensor responses (see the Multiple Integration Mode section for more information).

## Using LED as Stimulus

Single integration mode is the typical operating mode used for a PPG measurement, where an LED is pulsed into human tissue and the resultant charge from the photodiode response is integrated and subsequently converted by the ADC. Figure 32 shows an example of a typical PPG measurement circuit.


Figure 32. Typical PPG Measurement Circuit
The MOD_TYPE_x value is left at the default value of 0 so that the TIA is continuously connected to the input of the TIA. Set the PRECON_x bit field to $0 \times 5$ to set the anode of the photodiode (PD) to the TIA_VREF potential during the preconditioning period. The VCx pin is connected to the cathode of the
photodiode and is set to TIA_VREF +250 mV to apply a 250 mV reverse bias across the photodiode, which reduces the photodiode capacitance and reduces the noise of the signal path. Set TIA_VREF to 1.27 V using the AFE_TRIM_VREF_x bit field for maximum dynamic range.
The LED pulse is controlled with the LED_OFFSET_x and LED_ WIDTH_x bit field. The default LED offset (LED_OFFSET_x = $0 \times 10)$ is $16 \mu \mathrm{~s}$ from the end of the preconditioning period and is suitable for most use cases. Recommended LED pulse widths are either $2 \mu$ s or $3 \mu \mathrm{~s}$ when using the BPF. Shorter LED pulse widths provide the greatest amount of ambient light rejection and the lowest power dissipation. The period is automatically calculated by the ADPD4000/ADPD4001. The automatic calculation is based on the integration width selected and the number of ADC conversions. To use the automatic calculation, leave the MIN_PERIOD_x bit field at its default value of 0 . If a longer period is desired, for example, if more settling time is required, use the MIN_PERIOD_x bit field to enable a longer period.
The integration pulses are controlled with the INTEG_ OFFSET_x, INTEG_FINE_OFFSET_x, and INTEG_WIDTH_x bit fields. It is recommended that an integration width of $1 \mu \mathrm{~s}$ greater than the LED width be used because the signal spreads due to the response of the BPF. By setting the integration width $1 \mu$ s wider than the LED width, a maximum amount of charge from the incoming signal is integrated.
The number of ADC conversions defaults to a single ADC conversion. However, oversampling is available for increased SNR. The ADC conversions can be set to $1,2,3$, or 4 , based on the ADC_COUNT_x bit field. If two channels are enabled, Channel 1 occurs first, followed by Channel 2 . The total number of pulses is equal to NUM_INT_x $\times$ NUM_REPEAT_x. In single integration mode, NUM_INT_x $=1$ for a single integration sequence per ADC conversion. Therefore, the total number of pulses is controlled by NUM_REPEAT_x. Increasing the number of pulses reduces the noise floor of the measurement by a factor of $\sqrt{ } \mathrm{n}$, where n is the total number of pulses.
Figure 33 shows the timing operation where a single integration cycle is used per ADC conversion. Table 17 details the relevant registers using single integration mode for a PPG measurement.

## ADPD4000/ADPD4001



Figure 33. Single Integration per ADC Conversion with LED as Stimulus
Table 17. Single Integration Mode Settings

| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
| Signal Path Setup | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
|  | 0x0101 | AFE_PATH_CFG_x | Set to 0x1DA for TIA, BPF, integrator, and ADC. |
|  | 0x0102 | INPxx_x | Enable desired inputs. |
|  | 0x0103 | PRECON_x | Set to $0 \times 5$ to precondition anode of the photodiode to TIA_VREF. |
|  | 0x0103 | VCx_SEL_x | Set to 0x2 to set $\sim 250 \mathrm{mV}$ reverse bias across the photodiode. |
|  | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
|  | 0x0104 | AFE_TRIM_VREF_x | Set to $0 \times 3$ to set TIA_VREF $=1.27 \mathrm{~V}$ for maximum dynamic range. |
|  | 0x0108 | MOD_TYPE_x | Set to 0 for continuous TIA connection to inputs following preconditioning. |
| Timing | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in $1 \mu \mathrm{~s}$ increments. 0x10 default ( $16 \mu \mathrm{~s}$ ) |
|  | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in $1 \mu \mathrm{~s}$ increments. $2 \mu \mathrm{~s}$ or $3 \mu \mathrm{~s}$ recommended. |
|  | 0x010A | INTEG_WIDTH_x | Integration time in $\mu$ s. Set to LED_WIDTH_x + 1 . |
|  | 0x010B | INTEG_OFFSET_x, INTEG_FINE_OFFSET_x | Integration sequence start time = INTEG_OFFSET_x + <br> INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section. |
|  | 0x0107 | NUM_INT_x | Set to 1 for a single integration per group of ADC conversions. |
|  | 0x0107 | NUM_REPEAT_x | With NUM_INT_x = 1, NUM_REPEAT_x sets the total number of pulses. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
|  | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |

[^2]
## Optimizing Position of Integration Sequence

It is critical that the zero crossing of the output response of the BPF be aligned with the integration sequence such that the positive integration is aligned with the positive portion of the BPF output response and the negative integration is aligned with the negative portion of the BPF output response (see Figure 33).
A simple test to find the zero crossing is to set the circuit so that the LED is reflecting off a reflector at a fixed distance from the photodiode such that a steady dc level of photodiode current is provided to the ADPD4000/ADPD4001. Monitor the output while sweeping the coarse integrator offset, INTEG_OFFSET_x, from a low value to a high value in $1 \mu \mathrm{~s}$ steps. The zero crossing is located when a relative maxima is seen at the output. The zero crossing can then be identified with much finer precision by sweeping the INTEG_FINE_OFFSET_x bit field in 31.25 ns increments.

## Improving SNR Using Multiple Pulses

The ADPD4000/ADPD4001 use very short LED pulses, on the order of $2 \mu \mathrm{~s}$ or $3 \mu \mathrm{~s}$. The SNR of a single pulse is approximately 68 dB to 74 dB , depending on the TIA gain. The SNR can be extended to $>90 \mathrm{~dB}$ by increasing the number of pulses per sample and filtering to a relevant signal bandwidth, for example, 0.5 Hz to 20 Hz for a heart rate signal. The SNR increases as the square root of the number of pulses. Thus, for every doubling of pulses, 3 dB of SNR increase is achieved. The number of pulses is increased with the NUM_REPEAT_x bit field.

## Improving SNR Using Integrator Chopping

The last stage in the ADPD4000/ADPD4001 datapath is a charge integrator. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier can itself introduce low frequency signal content at a low level. The ADPD4000/ADPD4001 have a mode that enables additional chopping in the digital domain to remove this signal. Chopping is achieved by using an even number of pulses per sample and inverting the integration sequence for half of those sequences. When the math is done to
combine the digitized result of each of the pulses of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 34.

The result of chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and resulting in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the noise contribution of the integrator becomes more pronounced.
Digital chopping is enabled using the registers and bits detailed in Table 18. The bit fields define the chopping operation for the first four pulses. This 4 -bit sequence is then repeated for all subsequent sequence of four pulses. In Figure 34, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting the REVERSE_INTEG_x bit field $=0 \times \mathrm{A}$ to reverse the integration sequence for the second and fourth pulses. To complete the operation, the math must be adjusted by setting the SUBTRACT_x bi field $=0 x A$. An even number of pulses must be used with integrator chop mode.
When using integrator chop mode, the ADC offset bit fields, CH1_ADC_ADJUST_x and CH2_ADC_ADJUST_x, must be set to 0 , because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the output of the ADC are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Note that the elimination of the offset using chop mode can clip at least half of the noise signal when no input signal is present, which makes it difficult to measure the noise floor during characterization of the system. There are three options for performing noise floor characterization of the system.

- Chop mode disabled.
- Chop mode enabled but with a minimal signal present at the input, which increases the noise floor enough such that it is no longer clipped.
- Setting the ZERO_ADJUST_x bit $=1$, which adds 2048 codes to the end result.


Figure 34. Diagram of Integrator Chopping Sequence

Table 18. Register Settings for Integrator Chop Mode

| Group | Time Slot A <br> Register Address |  |  |
| :--- | :--- | :--- | :--- |
|  | Bit Field Name | Description |  |
| Chop Mode | $0 \times 010 \mathrm{D}$ | SUBTRACT_x | Four-pulse subtract pattern. Set to 1 to negate the math operation in the <br> matching position in a group of four pulses. The LSB maps to the first pulse. |
| Ox010D | REVERSE_INTEG_x | Four-pulse integration reverse pattern. Set to 1 to reverse the integrator <br> positive and negative pulse order in the matching position in a group of four <br> pulses. The LSB maps to the first pulse. |  |

${ }^{1}$ This is the Time Slot A register address. Add $0 \times 020$ for the identical register address for each subsequent time slot. For example, Register $0 \times 010 \mathrm{D}$ is the location for SUBTRACT_A. For Time Slot B, this register is at Address 0x012D, For Time Slot C, this register is at Address 0x014D. For Time Slot D, this register is at Address 0x016D, and so on.

## Connection Modulation

The ADPD4000/ADPD4001 use three different types of modulation connections to a sensor, controlled by the MOD_TYPE_x bit field. Table 19 shows the different functions controlled by this register. The default mode of operation is MOD_TYPE_x = 0 , which is the mode where there is no modulation of the input connection, and is the mode used as described in the Using LED as Stimulus section.

Table 19. Modulation Connections Based on MOD_TYPE_x

| MOD_TYPE_x | Connect function |
| :--- | :--- |
| 0 | TIA is continuously connected to INx after the <br> precondition period. There is no modulation of <br> the input connection. |
| 1 | Float mode operation. The TIA is connected to <br> INx only during the modulation pulse and <br> disconnected (floated) between pulses. |
| Nonfloat mode connection modulation. The <br> TIA is connected to INx during the modulation <br> pulse and connected to the precondition value <br> between pulses. |  |

## Float Mode Operation

The ADPD4000/ADPD4001 have a unique operating mode, float mode, that allows high SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the receive path of the device for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor, $\mathrm{C}_{\text {PD }}$. At the end of the float time, the photodiode is switched into the receive path of the ADPD4000/ADPD4001 and an inrush of the accumulated charge occurs, which is then integrated, allowing the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the capacitance of the photodiode for as long as it takes to acquire maximum charge, independent of the amplifiers of the signal path, effectively integrating charge noise free. Float mode allows the user the flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time.

In float mode, the signal path bypasses the BPF and uses only the TIA and integrator. The BPF is bypassed because the shape of the signal produced when transferring the charge from the photodiode by modulating the connection to the TIA can differ across devices and conditions. A filtered signal from the BPF is not able to be reliably aligned with the integration sequence. Therefore, the BPF cannot be used. In float mode, the entire charge transfer is integrated in the negative cycle of the integrator and the positive cycle cancels any offsets.

## Float LED Mode for Synchronous LED Measurements

Float LED mode is desirable in low signal conditions where the CTR is $<10 \mathrm{nA} / \mathrm{mA}$. In addition, float mode is an ideal option when limiting the LED drive current of the green LEDs in a heart rate measurement to keep the forward voltage drop of the green LED to a level that allows the elimination of a boost converter for the LED supply. For example, the LED current can be limited to 10 mA to ensure that the LED voltage drop is $\sim 3 \mathrm{~V}$ so that it can operate directly from the battery without the need of a boost converter. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.
In float LED mode, multiple pulses are used to cancel electrical offsets, drifts, and ambient light. To achieve this ambient light rejection, an even number of equal length pulses are used. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The return from the combination of the LED, ambient light, and offset is present in one of the pulses. In the other, only the ambient light and offset is present. A subtraction of the two pulses is made that eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.
For each group of four pulses, the settings of LED_DISABLE_x determine if the LED flashes in a specific pulse position. Which pulse positions are added or subtracted is configured in the SUBTRACT_x bit field. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period.
With NUM_INT_x set to 1, NUM_REPEAT_x determines the total number of pulses. For example, if the device is set up for

32 pulses, the four-pulse sequence, as defined in LED_DISABLE_x and SUBTRACT_x, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes.
In float mode, the MIN_PERIOD_x bit field must be set to control the pulse period. The automatic period calculation is not designed to work with float mode. Set the MIN_PERIOD_x bit field, in $1 \mu \mathrm{~s}$ increments, to accommodate the amount of float time and connect time required.
Placement of the integration sequence is such that the negative phase of the integration is centered on the charge transfer phase. The TIA is an inverting stage. Therefore, placing the negative phase of the integration during the transferring of the
charge from the photodiode causes the integrator to increase with the negative going output signal from the TIA.
In the example shown in Figure 35, the LED flashes in the second and third pulses of the four-pulse sequence. SUBTRACT_x is set up to add the second and third pulses while subtracting the first and fourth pulses, effectively cancelling out the ambient light, electrical offsets, and drift.
Additionally, set the INPUT_R_SELECT_x bit field equal to 1 to place a $6.5 \mathrm{k} \Omega$ resistor in series between the photodiode and the TIA input to slow the inrush of current from the photodiode when the input switch is closed.
Table 20 details the relevant registers for float LED mode.


Table 20. Float LED Mode Settings

| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
| Signal Path Setup | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
|  | 0x0100 | INPUT_R_SELECT_x | Set to $0 \times 1$ for $6.25 \mathrm{k} \Omega$ series input resistor. |
|  | 0x0101 | AFE_PATH_CFG_x | Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. |
|  | 0x0102 | INPxx_x | Enable desired inputs. |
|  | 0x0103 | PRECON_x | Set to $0 \times 4$ to precondition anode of photodiode to the input of the TIA. |
|  | 0x0103 | VCx_SEL_x | Set to 0x2 to set $\sim 250 \mathrm{mV}$ reverse bias across photodiode. |
|  | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain ( $100 \mathrm{k} \Omega$ or $200 \mathrm{k} \Omega$ for float mode). |
|  | 0x0104 | AFE_TRIM_VREF_x | Set to $0 \times 2$ to set TIA_VREF $=0.9 \mathrm{~V}$. |
| Float Mode Configuration | 0x0107 | NUM_INT_x | Set to 1 for a single integration per group of ADC conversions. |
|  | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. Must be set to a multiple of 2 for float mode. |
|  | 0x0108 | MOD_TYPE_x | Set to 0x1 for float mode operation. |
|  | 0x0108 | MIN_PERIOD_x | Set the period to accommodate float time plus connect time, in $1 \mu \mathrm{~s}$ increments. |
|  | 0x010A | INTEG_WIDTH_x | Integration time in $\mu \mathrm{s}$. Set to MOD_WIDTH_x + 1 . |


| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 0x010B } \\ & 0 \times 010 \mathrm{~B} \\ & 0 \times 010 \mathrm{C} \\ & \\ & 0 \times 010 \mathrm{C} \\ & 0 \times 010 \mathrm{D} \end{aligned}$ | ```INTEG_OFFSET_x INTEG_FINE_OFFSET_x MOD_WIDTH_x MOD_OFFSET_x SUBTRACT_x``` | Integration sequence start time. Set to (MOD_OFFSET_x INTEG_WIDTH_x - 1). <br> Set to $0 \times 18$. <br> Sets width of connect pulse in $1 \mu$ s increments. Typical values of $2 \mu \mathrm{~s}$ or $3 \mu \mathrm{~s}$. <br> Sets start time of first connect pulse in $1 \mu \mathrm{~s}$ increments. <br> In any given sequence of four pulses, negate the math operation in the selected position. Selections are active high (that is, subtract if 1) and the LSB of this register maps to the first pulse. For a float mode sequence, add pulses when the LED flashes and subtract pulses when the LED is disabled, according to LED_DISABLE_x. |
| LED Settings | 0x0105, 0x0106 <br> 0x0105, 0x0106 <br> 0x0109 <br> 0x0109 <br> 0x010D | ```LED_DRIVESIDEx_x LED_CURRENTx_x LED_OFFSET_x LED_WIDTH_x LED_DISABLE_x``` | Select LED for time slot used. <br> Set LED current for selected LED. <br> Sets start time of first LED pulse in $1 \mu \mathrm{~s}$ increments. <br> Sets width of LED pulse in $1 \mu \mathrm{~s}$ increments. <br> In any given sequence of four pulses, disable the LED pulse in the selected position. Selections are active high (that is, disable LED if 1) and the LSB of this register maps to the first pulse. For a sequence of four pulses, it is recommended to fire the LED in the second and third pulses by writing $0 \times 9$ to this register. |

${ }^{1}$ This is the Time Slot A register address. Add $0 \times 020$ for the identical register address for each subsequent time slot. For example, Register $0 \times 0100$ is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address $0 \times 0160$, and so on.

## Float Mode Limitations

When using float mode, the limitations of the mode must be well understood. For example, a finite amount of charge can accumulate on the capacitance of the photodiode, and there is a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and assuming that the photodiode begins to become nonlinear at $\sim 200 \mathrm{mV}$ of forward bias, there is $\sim 450 \mathrm{mV}$ of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 36). To verify that float mode is operating in the linear region of the diode, the user can perform a simple check. Record data at a desired float time and then record data at half the float time. The recommended ratio of the two received signals is $2: 1$. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.


Figure 36. Integrated Charge on the Photodiode (PD) vs. Float Time
The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor is estimated by

$$
Q=C_{P D} V
$$

where:
$Q$ is the integrated charge.
$C_{P D}$ is the capacitance of the photodiode.
$V$ is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For a typical discrete optical design using a $7 \mathrm{~mm}^{2}$ photodiode with 70 pF capacitance and 450 mV of headroom, the maximum amount of charge that can be stored on the photodiode capacitance is 31.5 pC .

In addition, consider the maximum amount of charge the integrator of the ADPD4000/ADPD4001 can integrate. The integrator can integrate up to 7.6 pC . When this charge is referred back to the input, consider the TIA gain. When the TIA gain is at $200 \mathrm{k} \Omega$, the input referred charge is at a $1: 1$ ratio to the integrated charge on the integrator. For $100 \mathrm{k} \Omega$ gain, it is 2:1. For $50 \mathrm{k} \Omega$ gain, it is $4: 1$.For $25 \mathrm{k} \Omega$ gain, it is $8: 1$. For the previous example using a photodiode with 70 pF capacitance, use a $50 \mathrm{k} \Omega$ TIA gain and set the float timing such that, for a single pulse, the output of the ADC is at $70 \%$ of full scale, which is a typical operating condition. Under these operating conditions, 5.3 pC integrates per pulse by the integrator for 21.2 pC of charge accumulated on the photodiode capacitance. The amount of time to accumulate charge on $\mathrm{C}_{\mathrm{PD}}$ is inversely proportional to CTR. TIA gain settings of $100 \mathrm{k} \Omega$ or $200 \mathrm{k} \Omega$ may be required based on the CTR of the measurement and how much charge can be accumulated in a given amount of time. Ultimately, the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system determine the float times.

## Pulse Connect Modulation

Pulse connect modulation is useful for ambient light measurements or any other sensor measurements that do not require a synchronous stimulus. This mode works by preconditioning the sensor to some level selected by the PRECON_x bit field and then only connecting the sensor to the input of the TIA during the modulation pulse. When not connected to the TIA, the sensor is connected to a low input impedance node at the TIA_VREF voltage. Any sensor current during this time is directed into the AFE. Therefore, no charge accumulates on the sensor. This lack of charge accumulation is in contrast to float mode, which fully disconnects the sensor between modulation pulses. The MOD_TYPE_x bit field must be set to $0 \times 2$ for pulse connect mode. The advantage of using this mode for nonsynchronous sensor measurements is that it allows the user to take advantage
of the noise performance benefits of the full signal path using the BPF and integrator. Figure 38 shows a timing diagram for pulse connect modulation type measurements.

## Modulation of Stimulus Source

The ADPD4000/ADPD4001 have operating modes that modulate the VC1 and VC2 signals. These modes are useful for providing a pulsed stimulus to the sensor being measured. For example, a bioimpedance measurement can be made where one electrode to the human is being pulsed by the VC 1 or VC 2 output and the response is measured on a second electrode connected to the TIA input. This mode is also useful for a capacitance measurement, as shown in Figure 37, where one of the VCx pins is connected to one side of the capacitor and the other side is connected to the TIA input.


Figure 37. Modulate Stimulus for Capacitance Measurement
The BPF is bypassed for this measurement. When a stimulus pulse is provided on the VCx pin, the capacitor response is a positive spike on the rising edge that then settles back toward TIA_VREF, followed by a negative spike on the falling edge of the stimulus pulse. The integration sequence is centered such that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, respectively (see Figure 39).
Pulsing of the VC1 and VC2 pins is controlled by the VCx_ PULSE_x, VCx_ALT_x, and VCx_SEL_x bit fields while timing of the modulation is controlled by the MOD_OFFSET_x and MOD_WIDTH_x bit fields. Table 21 shows the relevant registers for modulating the stimulus to the sensor.


## ADPD4000/ADPD4001



Figure 39. Timing Diagram for Modulate Stimulus Operation
Table 21. Modulate Stimulus Settings

| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
| Modulate Stimulus Setup | 0x0100 | SAMPLE_TYPE_x | Leave at the default setting (0) for default sampling mode. |
|  | 0x0101 | AFE_PATH_CFG_x | Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. |
|  | 0x0102 | INPxx_x | Enable desired inputs. |
|  | 0x0103 | PRECON_x | Set to 0x5 to precondition sensor to TIA_VREF. |
|  | 0x0103 | VCx_PULSE_x | VCx pulse control. Set to $0 \times 2$ to pulse to the alternate voltage during a modulation pulse. |
|  | 0x0103 | VCx_ALT_x | Select the alternate state for VCx during the modulation pulse. |
|  | 0x0103 | VCx_SEL_x | Set to $0 \times 1$ to set VCx to TIA_VREF as primary state. |
|  | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
|  | 0x0104 | AFE_TRIM_VREF_x | Set to $0 \times 2$ to set TIA_VREF $=0.9 \mathrm{~V}$. |
| Modulate Stimulus Timing | 0x010C | MOD_OFFSET_x | Sets start time of first modulation pulse in $1 \mu \mathrm{~s}$ increments. |
|  | 0x010C | MOD_WIDTH_x | Sets width of modulation pulse in $1 \mu \mathrm{~s}$ increments. Typical values of $6 \mu \mathrm{~s}$ to $12 \mu \mathrm{~s}$. |
|  | 0x010A | INTEG_WIDTH_x | Integration time in $\mu \mathrm{s}$. Set to MOD_WIDTH_x + 1 . |
|  | 0x010B | INTEG_OFFSET_x | Integration sequence start time. Set to MOD_OFFSET_x-1. |
|  | 0x010B | INTEG_FINE_OFFSET_x | Start from 0 and sweep to find optimal operating point. |
|  | 0x0107 | NUM_INT_x | Set to 1 for a single integration per ADC conversion |
|  | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. SNR increases as $\sqrt{ } \mathrm{n}$. where $\mathrm{n}=$ NUM_REPEAT $\times$ NUM_INT. |

[^3]
## MULTIPLE INTEGRATION MODE

Multiple integration mode provides multiple integrations of incoming charge per ADC conversion. This mode is most useful when there is a very small response that uses a small amount of the available dynamic range per stimuli event. Multiple integration mode allows multiple integrations of charge prior to an ADC conversion so that a larger amount of the available dynamic range of the integrator is utilized.
Figure 40 shows multiple integration mode using the LED as the stimulus. The number of LED pulses and subsequent integrations of charge from the PD response is determined by the setting of the NUM_INT_x bit field. Following the final integration, there is a single ADC conversion. This process is repeated NUM_REPEAT_x times.
Prior to setting the number of integrations using the NUM_INT_x bit field, determine the optimal TIA gain and LED current setting. When the TIA gain and LED current are set, measure how much of the integrator dynamic range is used to integrate the charge created by a single LED pulse. If the amount of integrator dynamic range used for a single pulse is less than half the available dynamic range, it may be desirable to use multiple integrations prior to an ADC conversion. For example, if the amount of integrator dynamic range used for a single pulse is $1 / 8$ of the available dynamic range, set NUM_INT_x to $0 \times 6$ to
use six pulses and integrations, using most of the available dynamic range ( $75 \%$ ) per ADC conversion while leaving $25 \%$ of headroom for margin so that the integrator does not saturate as the input level varies. As each pulse is applied to the LED, the charge from the response is integrated and held. The charge from the response to each subsequent pulse is added to the previous total integrated charge, as shown in Figure 40, until NUM_INT_x integrations is reached.

In multiple integration mode, the minimum period is automatically calculated. In the example shown, the minimum period is calculated at $2 \times$ INTEG_WIDTH_x so that subsequent pulses occur immediately following the completion of the previous integration. Extra time is automatically added to accommodate the ADC conversions at the end of NUM_INT_x integrations.
Use NUM_REPEAT_x to increase the iterations to improve the overall SNR. The entire multiple integration per ADC conversion process repeats NUM_REPEAT_x number of times. Increasing NUM_REPEAT_x serves the same purpose as multiple pulses in single integration mode, where $n$ pulses improve the SNR by $V_{\mathrm{n}}$. In multiple integration mode, the SNR increases by $\sqrt{ } \mathrm{n}$, where $\mathrm{n}=$ NUM_REPEAT_x. The total number of LED pulses in this mode is equal to NUM_INT_x $\times$ NUM_REPEAT_x.


Figure 40. Multiple Integration Mode with LED as Stimulus

Table 22. Relevant Settings for Multiple Integration Mode

| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
| Multiple Integration Mode Using LED as Stimulus | $\begin{aligned} & 0 \times 0100 \\ & 0 \times 0101 \\ & 0 \times 0102 \\ & 0 \times 0103 \\ & 0 \times 0103 \\ & 0 \times 0104 \\ & 0 \times 0104 \end{aligned}$ | ```SAMPLE_TYPE_x AFE_PATH_CFG_x INPxx_x PRECON_x VCx_SEL_x TIA_GAIN_CHx_x AFE_TRIM_VREF_x``` | Leave at the default setting (0) for default sampling mode. <br> Set to 0x1DA for TIA, BPF, integrator, and ADC. <br> Enable desired inputs. <br> Set to $0 \times 5$ to precondition anode of the photodiode to TIA_VREF. <br> Set to $0 \times 2$ to set $\sim 250 \mathrm{mV}$ reverse bias across photodiode. <br> Select TIA gain. <br> Set to $0 \times 3$ to set TIA_VREF $=1.27 \mathrm{~V}$ for maximum dynamic range. |
| Timing | $\begin{aligned} & 0 \times 0107 \\ & 0 \times 0107 \\ & 0 \times 010 \mathrm{~A} \\ & 0 \times 010 \mathrm{~B} \end{aligned}$ | NUM_INT_X <br> NUM_REPEAT_x <br> INTEG_WIDTH_x <br> INTEG_OFFSET_x, INTEG_FINE_OFFSET_x | Set to a number that utilizes most of the dynamic range of integrator available, leaving some margin for fluctuations in input level. <br> Set NUM_REPEAT_x to the number of times to repeat the multiple integration sequence. SNR increases by a factor of $\sqrt{ }($ NUM_REPEAT_x). Total number of pulses is equal to NUM_REPEAT_x $\times$ NUM_INT_x. <br> Integration time in $\mu \mathrm{s}$. Set to LED_WIDTH_x +1 . <br> Integration sequence start time $=$ INTEG_OFFSET_x + <br> INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section. |
| LED Settings | $\begin{aligned} & \hline 0 \times 0105,0 \times 0106 \\ & 0 \times 0105,0 \times 0106 \\ & 0 \times 0109 \\ & 0 \times 0109 \end{aligned}$ | LED_DRIVESIDEx_x <br> LED_CURRENTx_x <br> LED_OFFSET_x <br> LED_WIDTH_x | Select LED for time slot used. <br> Set LED current for selected LED. <br> Sets start time of first LED pulse in $1 \mu$ increments. $0 \times 10$ default ( $16 \mu \mathrm{~s}$ ). <br> Sets width of LED pulse in $1 \mu$ s increments. $2 \mu \mathrm{~s}$ or $3 \mu$ s recommended. |

${ }^{1}$ This is the Time Slot A register address. Add $0 \times 020$ for the identical register address for each subsequent time slot. For example, Register $0 \times 0100$ is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address $0 \times 0120$, For Time Slot $C$, this register is at Address $0 \times 0140$. For Time Slot D, this register is at Address $0 \times 0160$, and so on.

## DIGITAL INTEGRATION MODE

The ADPD4000/ADPD4001 support a digital integration mode to accommodate sensors that require longer pulses than can be supported in the typical analog integration modes. Digital integration mode also allows the system to use a larger LED duty cycle than the analog integration modes, which may result in the highest achievable levels of SNR.


Figure 41. Signal Path for Digital Integration Mode
In digital integration mode, the BPF is bypassed and the integrator is configured as a buffer, resulting in the signal path shown in Figure 41. Digital integration regions are configured by the user and separated into lit and dark regions. The LED is pulsed in the lit region, and the LED is off in the dark region. ADC samples are taken at $1 \mu$ intervals within the lit and dark regions and are then digitally integrated. The integration of the ADC samples from the dark region is subtracted from the integration of the ADC samples from the lit region and the result is written into the relevant signal output data registers. The sum of the samples from just the dark region are available
in the dark output data registers. Both signal and dark values can be written to the FIFO.

The ADPD4000/ADPD4001 support one-region and two-region digital integration modes. In one-region digital integration mode, an equal number of dark and lit samples are taken where all of the dark samples are taken in the dark region just prior to the lit region. One-region digital integration mode is illustrated in the timing diagram in Figure 42. In two-region digital integration mode, an equal number of dark and lit samples are taken. However, the dark region is split such that half of the samples are taken in the dark region prior to the lit region, and the other half is taken in the dark region following the lit region. The two-region digital integration mode results in higher ambient light rejection than the one-region digital integration mode in situations with a varying ambient light level. A timing diagram for two-region digital integration mode is shown in Figure 43.
Table 23 shows the relevant register settings for the digital integration modes of operation. Note that only a single channel can be used in digital integration mode. Two channels are not supported for digital integration mode of operation. The MIN_ PERIOD_x bit field must also be manually set with the correct period because the minimum period is not automatically calculated in digital integration mode.


Figure 42. One-Region Digital Integration Mode Timing Diagram


Figure 43. Two-Region Digital Integration Mode Timing Diagram
Table 23. Relevant Settings for Digital Integration Modes

| Group | Time Slot A Register Address ${ }^{1}$ | Bit Field Name | Description |
| :---: | :---: | :---: | :---: |
| Signal Path Setup | 0x0100 | SAMPLE_TYPE_x | Set to $0 \times 1$ for one-region digital integration mode. Set to $0 \times 2$ for tworegion digital integration mode. |
|  | 0x0101 | AFE_PATH_CFG_x | Set to $0 \times 0 E 6$ for TIA, integrator, and ADC. Bypass BPF. Integrator is automatically configured as a buffer when one-region or two-region digital integration mode is selected. |
|  | 0x0102 | INPxx_x | Enable desired inputs. |
|  | 0x0103 | PRECON_x | Set to 0x5 to precondition anode of photodiode to TIA _VREF. |
|  | 0x0103 | VCx_SELECT_x | Set to 0x2 to set $\sim 250 \mathrm{mV}$ reverse bias across photodiode. |
|  | 0x0104 | TIA_GAIN_CHx_x | Select TIA gain. |
|  | 0x0104 | AFE_TRIM_VREF_x | Set to $0 \times 3$ to set TIA_VREF $=1.265 \mathrm{~V}$. |
| Timing | 0x0107 | NUM_INT_x | Set to the number of desired ADC conversions in the dark and lit regions. |
|  | 0x0107 | NUM_REPEAT_x | Number of sequence repeats. |
|  | $0 \times 0108$ | MIN_PERIOD_x | Set the period. Automatic period calculation is not supported in digital integration mode. |
|  | 0x0113 | LIT_OFFSET_x | Set to the time of the first ADC conversion in the lit region. |
|  | 0x0114 | DARK1_OFFSET_x | Set to the time of the first ADC conversion in the Dark 1 region. |
|  | 0x0114 | DARK2_OFFSET_x | Set to the time of the first ADC conversion in the Dark 2 region. Only used in two-region digital integration mode. |
| LED Settings | 0x0105, 0x0106 | LED_DRIVESIDEx_x | Select LED for time slot used. |
|  | 0x0105, 0x0106 | LED_CURRENTx_x | Set LED current for selected LED. |
|  | 0x0109 | LED_OFFSET_x | Sets start time of first LED pulse in $1 \mu \mathrm{~s}$ increments. |
|  | 0x0109 | LED_WIDTH_x | Sets width of LED pulse in $1 \mu$ s increments. |

[^4]
## Timing Recommendations for Digital Integration Modes

When setting the timing for digital integration mode, it is important to place the ADC samples such that the signal being sampled is given time to settle prior to the sample being taken. Settling time of the input signal is affected by photodiode capacitance and TIA settling time. Figure 44 shows an example of proper placement of the ADC sampling edges. Calculations for the offset values are as follows:
DARK1_OFFSET_x = (LED_OFFSET_x - (NUM_INT_x +1$))$
Add a value of 1 to the number of ADC conversions such that there is $1 \mu \mathrm{~s}$ of margin added to placement of the Dark 1 region samples with respect to the beginning of the LED pulse.

```
LIT_OFFSET_}=(LED_OFFSET_x + t t )
```

where $t_{D}$ is the delay built into the offset setting to allow settling time of the signal. This value must be characterized in the final application.
DARK2_OFFSET_ $x=\left(\right.$ LED_OFFSET_ $\left.x+L E D \_W I D T H \_x+t_{D}\right)$
This setting only applies to two-region digital integration mode.


Figure 44. Proper Placement of ADC Sampling Edges in Digital Integration Mode

## TIA ADC MODE

Figure 45 shows TIA ADC mode, which bypasses the BPF and routes the TIA output through a buffer, directly into the ADC. TIA ADC mode is useful in applications, such as ambient light sensing, and measuring other dc signals, such as leakage resistance. In photodiode measurement applications using the BPF, all background light is blocked from the signal chain and, therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light. This mode can also measure currents from other dc sources, such as leakage resistance.


Figure 45. TIA ADC Mode Block Diagram
When the devices are in TIA ADC mode, the BPF is bypassed and the integrator stage is reconfigured as a buffer. If both Channel 1 and Channel 2 are enabled in a single time slot, the ADC samples Channel 1 and then Channel 2 in sequential order in $1 \mu$ s intervals.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as an inverting buffer. This mode is enabled by writing $0 \times 0$ E6 to the AFE_PATH_ CFG_x bit field (Register 0x0101, Bits[8:0] for Time Slot A), to enable a signal path that includes the TIA, integrator, and ADC. Additionally, to configure the integrator as a buffer, set Bit 11 of the INTEG_SETUP_x register (Register 0x010A, Bit 11 for Time Slot A). With the ADC offset registers, ADC_OFF1_x and ADC_OFF2_x, set to 0 and TIA_VREF set to 1.265 V , the output of the ADC is at $\sim 3,000$ codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output increases toward 16,384 LSBs.

When configuring the integrator as a buffer, there is the option of either using a gain of 1 or a gain of 0.7 . Using the gain of 0.7 increases the usable dynamic range at the input to the TIA. However, it is possible to overrange the ADC in this configuration and care must be taken to not saturate the ADC. To set the buffer gain, use the AFE_TRIM_INT_x bit field, (Register 0x0104, Bits[12:11] for Time Slot A). Setting this bit field to $0 \times 0$ or $0 \times 1$ sets a gain of 1 . Setting this bit field to $0 \times 2$ or $0 \times 3$ configures the buffer with a gain of 0.7.

Calculate the ADC output (ADCout) as follows:

$$
\begin{align*}
\text { ADCout }= & 8192-\left(\left(\left(2 \times \text { TIA_VREF }-2 \times I_{\text {INPUT_TIA }} \times R_{F}-\right.\right.\right. \\
& 1.8 \mathrm{~V}) / 146 \mu \mathrm{~V} / \mathrm{LSB}) \times \text { Buffer Gain }) \tag{3}
\end{align*}
$$

where:
TIA_VREF is the internal voltage reference signal for the TIA (the default value is 1.265 V ).
$I_{\text {INPUT_TAA }}$ is the input current to the TIA.
$R_{F}$ is the TIA feedback resistor.
Buffer Gain is either 0.7 or 1 based on the setting of AFE_TRIM_INT_x.
Equation 3 is an approximation and does not account for internal offsets and gain errors. The calculation also assumes that the ADC offset registers are set to 0
Configuring one time slot in TIA ADC mode is useful for monitoring ambient and pulsed signals at the same time. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for measuring the desired LED pulsed signal.

## Protecting Against TIA Saturation in Normal Operation

One of the reasons to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, especially with larger photodiodes, is that the TIA stage may become saturated while the ADPD4000/ADPD4001 continue to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on the way the ADPD4000/ADPD4001 are configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends the current pulse, making it wider. The AFE timing is then violated

## ADPD4000/ADPD4001

because the positive portion of the BPF output extends into the negative section of the integration window. Thus, the photosignal is subtracted from itself, causing the output signal to decrease when the effective light signal increases.
To measure the response from the TIA and verify that this stage is not saturating, place the device in TIA ADC mode and slightly modify the timing. Specifically, sweep INTEG_OFFSET_x until a maximum is achieved. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light and LED pulse).
If this minimum value is below 16,384 LSBs, the TIA is not saturated. However, take care, because even if the result is not 16,384 LSBs, operating the device near saturation can quickly
result in saturation if light conditions change. A safe operating region is typically at $3 / 4$ full scale and lower. The ADC resolution when operating in TIA ADC mode with a buffer gain $=1$ is shown in Table 24. These codes are not the same as in modes with the BPF and integrator enabled because the BPF and integrator are not unity-gain elements.

Table 24. ADC Resolution in TIA ADC Mode

| TIA Gain (k $\Omega)$ | ADC Resolution (nA/LSB) |
| :--- | :--- |
| 12.5 | 5.84 |
| 25 | 2.92 |
| 50 | 1.46 |
| 100 | 0.73 |
| 200 | 0.37 |

## ADPD4000/ADPD4001

## REGISTER MAP

Table 25. ADPD4000 Register Map Summary

| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0000 | FIFO_ STATUS | [15:8] | CLEAR_FIFO | INT_FIFO_ UFLOW | INT_FIFO_ OFLOW | Reserved |  | FIFO_BYTE_COUNT[10:8] |  |  | 0x0000 | R/W |
|  |  | [7:0] | FIFO_BYTE_COUNT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0001 | INT_ STATUS_ DATA | [15:8] | INT_FIFO_TH | Reserved |  |  | INT DATA_L | $\begin{aligned} & \text { INT_- } \\ & \text { DATA_K } \end{aligned}$ | INT <br> DATA_J | INT DATA_I | 0x0000 | R/W |
|  |  | [7:0] | INT_DATA_H | INT_DATA_G | $\begin{aligned} & \text { INT_-_ } \\ & \text { DATA_F } \end{aligned}$ | $\begin{aligned} & \text { INT_-_ } \\ & \text { DATA_E } \end{aligned}$ | $\begin{aligned} & \text { INT_-_ } \\ & \text { DATA_D } \end{aligned}$ | $\begin{aligned} & \text { INT_-_ } \\ & \text { DATA_C } \end{aligned}$ | $\begin{aligned} & \text { INT_-_ } \\ & \text { DATA_B } \end{aligned}$ | $\begin{aligned} & \text { INT____ } \\ & \text { DATA_A } \end{aligned}$ |  |  |
| 0x0002 | INT STATUS LEVO | [15:8] | Reserved |  |  |  | INT_LEV0_L | INT. LEVO_K | INT_ LEVO_J | INT_ LEVO_I | 0x0000 | R/W |
|  |  | [7:0] | INT_LEVO_H | INT_LEVO_G | $\begin{aligned} & \text { INT____ } \\ & \text { LEVO_F } \end{aligned}$ | INT <br> LEVO_E | INT_LEVO_D | INT LEVO_C | $\begin{aligned} & \text { INT_} \\ & \text { LEVO_B } \end{aligned}$ | INT <br> LEVO_A |  |  |
| 0x0003 | INT_ STATUS_ LEV1 | [15:8] | Reserved |  |  |  | INT_LEV1_L | INT LEV1_K | INT LEV1_J | INT_ LEV1_I | 0x0000 | R/W |
|  |  | [7:0] | INT_LEV1_H | INT_LEV1_G | $\begin{aligned} & \text { INT__ } \\ & \text { LEV1_F } \end{aligned}$ | $\begin{aligned} & \hline \text { INT__ }_{\text {LEV1_E }} \end{aligned}$ | INT_LEV1_D | INT <br> LEV1_C | $\begin{aligned} & \mathrm{INT}_{-} \\ & \mathrm{LEV} 1 \_\mathrm{B} \end{aligned}$ | INT <br> LEV1_A |  |  |
| 0x0006 | FIFO_TH | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | FIFO_TH[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0007 | INT_ACLEAR | [15:8] | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_ } \\ & \text { FIFO } \end{aligned}$ | Reserved |  |  | INT_ ACLEAR_ DATA_L | $\begin{array}{\|l\|} \hline \text { INT_- } \\ \text { ACLEAR_- } \\ \text { DATA_K } \end{array}$ | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_ } \\ & \text { DATA_J } \end{aligned}$ | INT_ ACLEAR_ DATA_I | 0x8FFF | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_- } \\ & \text { DATA_H } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_- } \\ & \text { DATA_G } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { INT_- } \\ \text { ACLEAR_ } \\ \text { DATA_F } \\ \hline \end{array}$ | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_- } \\ & \text { DATA_E } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_- } \\ & \text { DATA_D } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { INT_- } \\ \text { ACLEAR_ } \\ \text { DATA_C } \\ \hline \end{array}$ | $\begin{aligned} & \text { INT_- } \\ & \text { ACLEAR_- } \\ & \text { DATA_B } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { INT_- } \\ \text { ACLEAR_- } \\ \text { DATA_A } \\ \hline \end{array}$ |  |  |
| 0x0008 | CHIP_ID | [15:8] | Version |  |  |  |  |  |  |  | 0x00C0 | R |
|  |  | [7:0] | CHIP_ID |  |  |  |  |  |  |  |  |  |
| 0x0009 | OSC32M | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0090 | R/W |
|  |  | [7:0] | OSC_32M_FREQ_ADJ[7:0] |  |  |  |  |  |  |  |  |  |
| 0x000A | $\begin{aligned} & \text { OSC32M_ } \\ & \text { CAL } \end{aligned}$ | [15:8] | $\begin{aligned} & \text { OSC_32M_ } \\ & \text { CAL_START } \end{aligned}$ | OSC_32M_CAL_COUNT[14:8] |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | OSC_32M_CAL_COUNT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x000B | OSC1M | [15:8] | Reserved |  |  |  |  |  | $\begin{gathered} \text { OSC_1M_FREQ_ } \\ \text { ADJ[9:8] } \end{gathered}$ |  | 0x02B2 | R/W |
|  |  | [7:0] | OSC_1M_FREQ_ADJ[7:0] |  |  |  |  |  |  |  |  |  |
| 0x000C | OSC32K | [15:8] | CAPTURE TIMESTAMP | Reserved |  |  |  |  |  |  | $0 \times 0012$ | R/W |
|  |  | [7:0] | Reserved |  | OSC_32K_ADJUST[5:0] |  |  |  |  |  |  |  |
| 0x000D | TS_FREQ | [15:8] | TIMESLOT_PERIOD_L[15:8] |  |  |  |  |  |  |  | 0x2710 | R/W |
|  |  | [7:0] | TIMESLOT_PERIOD_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x000E | TS_FREQH | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | Reserved | TIMESLOT_PERIOD_H[7:0] |  |  |  |  |  |  |  |  |
| 0x000F | SYS_CTL | [15:8] | SW_RESET |  |  | Reserved |  |  | ALT_CL | OCKS[1:0] | 0x0000 | R/W |
|  |  | [7:0] | ALT_CLK | GPIO[1:0] |  | Reserved |  | $\begin{aligned} & \text { LFOSC_ } \\ & \text { SEL } \end{aligned}$ | $\begin{aligned} & \text { OSC_- } \\ & \text { 1M_EN } \end{aligned}$ | $\begin{aligned} & \text { OSC_- } \\ & 32 \mathrm{~K} \_E N \end{aligned}$ |  |  |
| 0x0010 | OPMODE | [15:8] | Reserved |  |  |  | TIMESLOT_EN[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | Reserved |  |  |  |  |  |  | OP MODE |  |  |
| $0 \times 0011$ | STAMP_L | [15:8] | TIMESTAMP_COUNT_L[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | TIMESTAMP_COUNT_L[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0012$ | STAMP_H | [15:8] | TIMESTAMP_COUNT_H[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | TIMESTAMP_COUNT_H[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0013$ | STAMPDELTA | [15:8] | TIMESTAMP_SLOT_DELTA[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | TIMESTAMP_SLOT_DELTA[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0014 | $\begin{aligned} & \text { INT_ENABLE_ } \\ & \text { XD } \end{aligned}$ | [15:8] | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { FIFO_TH } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { FIFO_- } \\ & \text { UFLOW } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { FIFO_- } \\ & \text { OFLOW } \end{aligned}$ | Reserved | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_L } \end{aligned}$ | INTX_EN DATA_K | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_J } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_I } \end{aligned}$ | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_H } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_G } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_F } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA__E } \end{aligned}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_D } \end{aligned}$ | INTX_EN DATA_C | $\begin{array}{\|l\|} \hline \text { INTX_EN } \\ \text { DATA_B } \end{array}$ | $\begin{aligned} & \text { INTX_EN_ } \\ & \text { DATA_A } \end{aligned}$ |  |  |

Rev. A | Page 38 of 82


## ADPD4000/ADPD4001



| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0052 | SIGNAL2_L_E | [15:8] | SIGNAL2_L_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_L_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0053 | SIGNAL2_H_E | [15:8] | SIGNAL2_H_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0054 | DARK1_L_E | [15:8] | DARK1_L_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0055 | DARK1_H_E | [15:8] | DARK1_H_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_H_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0056 | DARK2_L_E | [15:8] | DARK2_L_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0057 | DARK2_H_E | [15:8] | DARK2_H_E[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0058 | SIGNAL1_L_F | [15:8] | SIGNAL1_L_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_L_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0059 | SIGNAL1_H_F | [15:8] | SIGNAL1_H_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_H_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005A | SIGNAL2_L_F | [15:8] | SIGNAL2_L_F[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SIGNAL2_L_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005B | SIGNAL2_H_F | [15:8] | SIGNAL2_H_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005C | DARK1_L_F | [15:8] | DARK1_L_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005D | DARK1_H_F | [15:8] | DARK1_H_F[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | DARK1_H_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005E | DARK2_L_F | [15:8] | DARK2_L_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x005F | DARK2_H_F | [15:8] | DARK2_H_F[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0060 | SIGNAL1_L_G | [15:8] | SIGNAL1_L_G[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SIGNAL1_L_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0061 | SIGNAL1_H_G | [15:8] |  |  |  | SIGNAL | G[15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SIGNAL | _G[7:0] |  |  |  |  |  |
| 0x0062 | SIGNAL2_L_G | [15:8] | SIGNAL2_L_G[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_L_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0063 | SIGNAL2_H_G | [15:8] |  |  |  | SIGNA | G[15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SIGNA | G[7:0] |  |  |  |  |  |
| 0x0064 | DARK1_L_G | [15:8] | DARK1_L_G[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0065 | DARK1_H_G | [15:8] | DARK1_H_G[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_H_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0066 | DARK2_L_G | [15:8] | DARK2_L_G[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0067 | DARK2_H_G | [15:8] | DARK2_H_G[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_G[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0068 | SIGNAL1_L_H | [15:8] | SIGNAL1_L_H[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_L_H[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0069 | SIGNAL1_H_H | [15:8] | SIGNAL1_H_H[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_H_H[7:0] |  |  |  |  |  |  |  |  |  |
| 0x006A | SIGNAL2_L_H | [15:8] |  |  |  | SIGNA | H[15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_H[15:8] |  |  |  |  |  |  |  |  |  |
| 0x006B | SIGNAL2_H_H | [15:8] |  |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SIGNA | H[7:0] |  |  |  |  |  |
| 0x006C | DARK1_L_H | [15:8] |  |  |  | DARK | H[15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | DARK | H[7:0] |  |  |  |  |  |
| 0x006D | DARK1_H_H | [15:8] |  |  |  | DARK | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | DARK | H[7:0] |  |  |  |  |  |

## ADPD4000/ADPD4001

| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x006E | DARK2_L_H | [15:8] | DARK2_L_H[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_H[7:0] |  |  |  |  |  |  |  |  |  |
| 0x006F | DARK2_H_H | [15:8] | DARK2_H_H[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_H[7:0] |  |  |  |  |  |  |  |  |  |
| 0×0070 | SIGNAL1_L_I | [15:8] | SIGNAL1_L_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_L_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0071 | SIGNAL1_H_I | [15:8] | SIGNAL1_H_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_H_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0072 | SIGNAL2_L_I | [15:8] | SIGNAL2_L_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_L_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0073 | SIGNAL2_H_I | [15:8] | SIGNAL2_H_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_1[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0074 | DARK1_L_I | [15:8] | DARK1_L_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0075 | DARK1_H_I | [15:8] | DARK1_H_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_H_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0076 | DARK2_L_I | [15:8] | DARK2_L_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_1[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0077$ | DARK2_H_I | [15:8] | DARK2_H_I[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_I[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0078 | SIGNAL1_L_J | [15:8] | SIGNAL1_L_J[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SIGNAL1_L_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0079 | SIGNAL1_H_J | [15:8] | SIGNAL1_H_J[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SIGNAL1_H_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x007A | SIGNAL2_L_J | [15:8] | SIGNAL2_L_J[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SIGNAL2_L_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x007B | SIGNAL2_H_J | [15:8] | SIGNAL2_H_J[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x007C | DARK1_L_J | [15:8] |  |  |  | DARK | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x007D | DARK1_H_J | [15:8] |  |  |  | DARK | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | DAR | J[7:0] |  |  |  |  |  |
| 0x007E | DARK2_L_J | [15:8] | DARK2_L_J[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x007F | DARK2_H_J | [15:8] | DARK2_H_J[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_J[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0080 | SIGNAL1_L_K | [15:8] | SIGNAL1_L_K[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_L_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0081 | SIGNAL1_H_K | [15:8] |  |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL1_H_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0082 | SIGNAL2_L_K | [15:8] | SIGNAL2_L_K[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_L_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0083 | SIGNAL2_H_K | [15:8] | SIGNAL2_H_K[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SIGNAL2_H_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0084 | DARK1_L_K | [15:8] | DARK1_L_K[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK1_L_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0085 | DARK1_H_K | [15:8] |  |  |  | DARK | $\mathrm{K}[15: 8]$ |  |  |  | 0x0000 | R |
|  |  | [7:0] | $\frac{\text { DARK1_H_K[7:0] }}{\text { DARK2 L K }[15: 8]}$ |  |  |  |  |  |  |  |  |  |
| 0x0086 | DARK2_L_K | [15:8] |  |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_L_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0087 | DARK2_H_K | [15:8] |  |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | DARK2_H_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0088 | SIGNAL1_L_L | [15:8] |  |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SIGNAL | L[7:0] |  |  |  |  |  |
| 0x0089 | SIGNAL1_H_L | [15:8] |  |  |  | SIGNA | L[15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SIGNA | L[7:0] |  |  |  |  |  |



## ADPD4000/ADPD4001

| Reg | Name | Bits |  | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x010E | ADC_OFF1_A | [15:8] | Reserved |  | CH1_ADC_ADJUST_A[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH1_ADC_ADJUST_A[7:0] |  |  |  |  |  |  |  |  |  |
| 0x010F | ADC_OFF2_A | [15:8] | $\begin{aligned} & \text { ZERO_-_ } \\ & \text { ADJUST_A } \end{aligned}$ | Reserved | CH2_ADC_ADJUST_A[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH2_ADC_ADJUST_A[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0110 | DATA FORMAT_A | [15:8] | DARK_SHIFT_A[4:0] |  |  |  |  | DARK_SIZE_A[3:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | SIGNAL_SHIFT_A[4:0] |  |  |  |  | SIGNAL_SIZE_A[3:0] |  |  |  |  |
| $0 \times 0112$ | DECIMATE_A | [15:8] | Reserved |  |  |  |  | DECIMATE_FACTOR_A[6:4] |  |  | 0x0000 | R/W |
|  |  | [7:0] | DECIMATE_FACTOR_A[3:0] |  |  |  | DECIMATE_TYPE_A[3:0] |  |  |  |  |  |
| 0x0113 | $\begin{aligned} & \text { DIGINT_- } \\ & \text { LIT_A } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0026 | R/W |
|  |  | [7:0] | LIT_OFFSET_A[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0114 | $\begin{aligned} & \text { DIGINT_ } \\ & \text { DARK_A } \end{aligned}$ | [15:8] | DARK2_OFFSET_A[8:1] |  |  |  |  |  |  |  | 0×2306 | R/W |
|  |  | [7:0] |   <br> $\begin{array}{l}\text { DARK2_ } \\ \text { OFFSET_A }\end{array}$ DARK2_OFFSET_A[8:1]  |  |  |  |  |  |  |  |  |  |
| $0 \times 0115$ | $\begin{aligned} & \text { THRESH_ } \\ & \text { CFG_A } \end{aligned}$ | [15:8] <br> $7: 0]$ | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  |  | $\begin{aligned} & \text { THRESH1_ } \\ & \text { CHAN_A } \end{aligned}$ | $\begin{aligned} & \text { THRESH1_ } \\ & \text { DIR_A } \end{aligned}$ | THRESH1_TYPE_A[1:0] |  | THRESHO_ CHAN_A | $\begin{aligned} & \text { THRESH0_ } \\ & \text { DIR_A } \end{aligned}$ | $\begin{aligned} & \hline \text { THRESHO_ } \\ & \text { TYPE_A[1:0] } \end{aligned}$ |  |  |  |
| 0x0116 | THRESH0_A | 15:8] | Reserved |  |  | THRESH0_SHIFT_A[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_A[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0117$ | THRESH1_A | [15:8] | Reserved |  |  | THRESH1_SHIFT_A[4:0] |  |  |  |  | $0 \times 0000$ | R/W |
|  |  | [7:0] | THRESH1_VALUE_A[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0120$ | TS_CTRL_B | $\begin{array}{\|l} {[15: 8]} \\ \hline[7: 0] \\ \hline \end{array}$ | Reserved | CH2_EN_B | SAMPLE_TYPE_B[1:0] |  | INPUT_R_SELECT_B[1:0] |  | TIMESLOT OFFSET_B[9:8] |  | 0x0000 | R/W |
|  |  |  | TIMESLOT_OFFSET_B[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0121$ | TS_PATH_B | [15:8] | PRE_WIDTH_B[3:0] |  |  |  | Reserved |  |  | AFE PATH CFG_B[8] | 0x41DA | R/W |
|  |  | [7:0] | AFE_PATH_CFG_B[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0122$ | INPUTS_B | [15:8] | INP78_B[3:0] |  |  |  | INP56_B[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] |  |  |  |  | INP12_B[3:0] |  |  |  |  |  |
| $0 \times 0123$ | CATHODE_B | [15:8] |   <br> Reserved PRECON_B[2:0] |  |  |  | VC2_PULSE_B[1:0] |  | VC2_ALT_B[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | VC2_SEL_B[1:0] |  | VC1_PULSE_B[1:0] |  | VC1_ALT_B[1:0] |  | VC1_SEL_B[1:0] |  |  |  |
| $0 \times 0124$ | AFE_TRIM_B | [15:8] | Reserved (set to 0x7) |  |  | AFE_TRIM_INT_B[1:0] |  | VREF PULSE_B | AFE_TRIM VREF_B[1:0] |  | 0xE3C0 | R/W |
|  |  | [7:0] | VREF_PULSE_VAL_B[1:0] |  | TIA_GAIN_CH2_B[2:0] |  |  | TIA_GAIN_CH1_B[2:0] |  |  |  |  |
| $0 \times 0125$ | $\begin{aligned} & \text { LED_-12_B } \\ & \text { POW12 } \end{aligned}$ | [15:8] | LED_ DRIVESIDE2 B |  | LED_CURRENT2_B[6:0] |  |  |  |  |  | $0 \times 0000$ | R/W |
|  |  | [7:0] | LED_ DRIVESIDE1_ B | LED_CURRENT1_B[6:0] |  |  |  |  |  |  |  |  |
| 0x0126 | $\begin{aligned} & \text { LED_- } \\ & \text { POW34_B } \end{aligned}$ | [15:8] | ```LED_ DRIVESIDE4_ B``` | LED_CURRENT4_B[6:0] |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { LED_- } \\ & \text { DRIVESIDE3_ } \\ & \mathrm{B} \end{aligned}$ | LED_CURRENT3_B[6:0] |  |  |  |  |  |  |  |  |
| $0 \times 0127$ | COUNTS_B | [15:8] | NUM_INT_B[7:0] |  |  |  |  |  |  |  | 0x0101 | R/W |
|  |  | [7:0] | NUM_REPEAT_B[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0128 | PERIOD_B | [15:8] | Rese | erved |  | PE_B[1:0] | Res | rved | MIN_ | OD_B[9:8] | 0x0000 | R/W |
|  |  | [7:0] |  |  |  | MIN_PERIOD | _B[7:0] |  |  |  |  |  |
| 0x0129 | LED_ | [15:8] |  |  |  | LED_WIDTH | _B[7:0] |  |  |  | 0x0210 | R/W |
|  | PULSE_B | [7:0] |  |  |  | LED_OFFSE | _B[7:0] |  |  |  |  |  |
| 0x012A | INTEG SETUP_B | [15:8] | $\begin{aligned} & \text { SINGLE_- } \\ & \text { INTEG_B } \end{aligned}$ | CH2_A | MP_DIS | B[2:0] | AFE_INT_C BUF_B | CH1_A | MP_DIS | _B[2:0] | $0 \times 0003$ | R/W |
|  |  | [7:0] | ADC_COU | JNT_B[1:0] | Reserv |  | INTE | _WIDTH_B[4 |  |  |  |  |
| 0x012B | INTEG_OS_B | [15:8] |  | Reserved |  |  | INTEG_F | NE_OFFSET | B[4:0] |  | 0x1410 | R/W |
|  |  | [7:0] |  |  |  | INTEG_OFFS | T_B[7:0] |  |  |  |  |  |


| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x012C | MOD PULSE_B | [15:8] | MOD_WIDTH_B[7:0] |  |  |  |  |  |  |  | 0x0100 | R/W |
|  |  | [7:0] | MOD_OFFSET_B[7:0] |  |  |  |  |  |  |  |  |  |
| 0x012D | PATTERN_B | [15:8] | LED_DISABLE_B[3:0] |  |  |  | MOD_DISABLE_B[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | SUBTRACT_B[3:0] |  |  |  | REVERSE_INTEG_B[3:0] |  |  |  |  |  |
| 0x012E | ADC_OFF1_B | [15:8] | Reserved |  | CH1_ADC_ADJUST_B[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH1_ADC_ADJUST_B[7:0] |  |  |  |  |  |  |  |  |  |
| 0x012F | ADC_OFF2_B | [15:8] | $\begin{aligned} & \text { ZERO_- } \\ & \text { ADJUST_B } \end{aligned}$ | Reserved | CH2_ADC_ADJUST_B[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH2_ADC_ADJUST_B[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0130$ | DATA FORMAT_B | [15:8] | DARK_SHIFT_B[4:0] |  |  |  |  | DARK_SIZE_B[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | SIGNAL_SHIFT_B[4:0] |  |  |  |  | SIGNAL_SIZE_B[2:0] |  |  |  |  |
| $0 \times 0132$ | DECIMATE_B | [15:8] | Reserved |  |  |  |  | DECIMATE_FACTOR_B[6:4] |  |  | 0x0000 | R/W |
|  |  | [7:0] | DECIMATE_FACTOR_B[3:0] |  |  |  | DECIMATE_TYPE_B[3:0] |  |  |  |  |  |
| 0x0133 | DIGINT_LIT_B | [15:8] | Reserved |  |  |  |  |  |  | LIT OFFSET_ B[8] | 0x0026 | R/W |
|  |  | [7:0] | LIT_OFFSET_B[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0134 | $\begin{aligned} & \text { DIGINT_-_ } \\ & \text { DARK_B } \end{aligned}$ | [15:8] | DARK2_OFFSET_B[8:1] |  |  |  |  |  |  |  | 0×2306 | R/W |
|  |  | [7:0] | DARK2 <br> OFFSET_B[0] | DARK1_OFFSET_B[6:0] |  |  |  |  |  |  |  |  |
| 0x0135 | $\begin{aligned} & \text { THRESH_- } \\ & \text { CFG_B } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { THRESH1_ } \\ & \text { CHAN_B } \end{aligned}$ | $\begin{aligned} & \text { THRESH1_ } \\ & \text { DIR_B } \end{aligned}$ | THRESH1_TYPE_B[1:0] |  | $\begin{aligned} & \text { THRESHO_ } \\ & \text { CHAN_B } \end{aligned}$ | $\begin{aligned} & \text { THRESHO_ } \\ & \text { DIR_B } \end{aligned}$ | THRESHO_TYPE_ B[1:0] |  |  |  |
| 0x0136 | THRESH0_B | [15:8] | Reserved $\quad$ THRESH0_SHIFT_B[4:0] |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_B[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0137$ | THRESH1_B | [15:8] | Reserved |  |  | THRESH1_SHIFT_B[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH1_VALUE_B[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0140$ | TS_CTRL_C | [15:8] | Reserved | CH2_EN_C | SAMP | TYPE_C[1:0] | INPUT_R_S | LECT_C[1:0] |  | $\begin{aligned} & \text { Г_OFFSET_- } \\ & 9: 8] \end{aligned}$ | 0x0000 | R/W |
|  |  | [7:0] |  |  |  | ESLOT_OFF | SET_C[7:0] |  |  |  |  |  |
| $0 \times 0141$ | TS_PATH_C | [15:8] | PRE_WIDTH_C[3:0] |  |  |  | Reserved |  |  | $\begin{aligned} & \text { AFE_PATH } \\ & \text { _CFG_C[8] } \end{aligned}$ | 0x41DA | R/W |
|  |  | [7:0] | AFE_PATH_CFG_C[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0142$ | INPUTS_C | [15:8] | INP78_C[3:0] |  |  |  | INP56_C[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | INP34_C[3:0] |  |  |  | INP12_C[3:0] |  |  |  |  |  |
| 0x0143 | CATHODE_C | [15:8] | Reserved $\quad$ PRECON_C[2:0] |  |  |  | VC2_PULSE_C[1:0] |  | $\begin{aligned} & \text { VC2_ALT_C[1:0] } \\ & \hline \text { VC1_SEL_C[1:0] } \end{aligned}$ |  | 0x0000 | R/W |
|  |  | [7:0] | VC2_SEL_C[1:0] |  | VC1_PULSE_C[1:0] |  | VC1_ALT_C[1:0] |  |  |  |  |  |
| 0x0144 | AFE_TRIM_C | [15:8] | Reserved (set to 0x7) |  |  | AFE_TRIM_INT_C[1:0] |  | VREF PULSE_C | AFE_TRIM VREF_C[1:0] |  | 0xE3C0 | R/W |
|  |  | [7:0] | VREF_PULSE_VAL_C[1:0] |  | TIA_GAIN_CH2_C[2:0] |  |  | TIA_GAIN_CH1_C[2:0] |  |  |  |  |
| 0x0145 | $\begin{aligned} & \text { LED_} \\ & \text { POW12_C } \end{aligned}$ | [15:8] | $\qquad$ |  | LED_CURRENT2_C[6:0] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\qquad$ <br> LED_ DRIVESIDE1 C |  |  | LED_C | URRENT1_C[ |  |  |  |  |  |
| $0 \times 0146$ | $\begin{aligned} & \text { LED_- } \\ & \text { POW34_C } \end{aligned}$ | [15:8] | LED DRIVESIDE4_ C |  |  | LED_C | URRENT4_C |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | LED_ DRIVESIDE3 C |  |  | LED_C | URRENT3_C |  |  |  |  |  |
| $0 \times 0147$ | COUNTS_C | [15:8] | NUM_INT_C[7:0] |  |  |  |  |  |  |  | 0x0101 | R/W |
|  |  | [7:0] | NUM_REPEAT_C[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0148 | PERIOD_C | [15:8] | Rese | rved |  | YPE_C[1:0] | Res | ved | MIN_ | OD_C[9:8] | 0x0000 | R/W |
|  |  | [7:0] | MIN_PERIOD_C[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0149 | $\begin{aligned} & \text { LED_- } \\ & \text { PULSE_C } \end{aligned}$ | [15:8] | $\begin{aligned} & \hline \text { LED_WIDTH_C[7:0] } \\ & \hline \text { LED_OFFSET_C[7:0] } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  | 0x0210 | R/W |
|  |  | [7:0] |  |  |  |  |  |  |  |  |  |  |  |  |

## ADPD4000/ADPD4001




## ADPD4000/ADPD4001

| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0186 | $\begin{aligned} & \text { LED_- } \\ & \text { POW34_E } \end{aligned}$ | [15:8] | $\begin{array}{\|l} \hline \text { LED_- } \\ \text { DRIVESIDE4_ } \\ \text { E } \\ \hline \end{array}$ | LED_CURRENT4_E[6:0] |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { LED_- } \\ & \text { DRIVESIDE3_ } \\ & \text { E } \\ & \hline \end{aligned}$ | LED_CURRENT3_E[6:0] |  |  |  |  |  |  |  |  |
| $0 \times 0187$ | COUNTS_E | [15:8] | NUM_INT_E[7:0] |  |  |  |  |  |  |  | 0x0101 | R/W |
|  |  | [7:0] | NUM_REPEAT_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0188 | PERIOD_E | [15:8] | Reserved |  | MOD_TYPE_E[1:0] |  | Reserved |  | MIN_PERIOD_E[9:8] |  | 0x0000 | R/W |
|  |  | [7:0] | MIN_PERIOD_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0189 | LED_PULSE_E | [15:8] | LED_WIDTH_E[7:0] |  |  |  |  |  |  |  | $0 \times 0210$ | R/W |
|  |  | [7:0] | LED_OFFSET_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x018A | INTEG SETUP_E | [15:8] | SINGLE <br> INTEG_E | CH2_AMP_DISABLE_E[2:0] |  |  | AFE_INT C_BUF_E | CH1_AMP_DISABLE_E[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | ADC_COUNT_E[1:0] |  | Reserv | INTEG_WIDTH_E[4:0] |  |  |  |  |  |  |
| 0x018B | INTEG_OS_E | [15:8] | Reserved |  |  | INTEG_FINE_OFFSET_E[4:0] |  |  |  |  | 0x1410 | R/W |
|  |  | [7:0] | INTEG_OFFSET_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x018C | MOD PULSE_E | [15:8] | MOD_WIDTH_E[7:0] |  |  |  |  |  |  |  | 0x0100 | R/W |
|  |  | [7:0] | MOD_OFFSET_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x018D | PATTERN_E | [15:8] | LED_DISABLE_E[3:0] |  |  |  | MOD_DISABLE_E[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | SUBTRACT_E[3:0] |  |  |  | REVERSE_INTEG_E[3:0] |  |  |  |  |  |
| 0x018E | ADC_OFF1_E | [15:8] | Reserved |  | CH1_ADC_ADJUST_E[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH1_ADC_ADJUST_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x018F | ADC_OFF2_E | [15:8] | $\begin{aligned} & \text { ZERO_-_} \\ & \text { ADJUST_E } \end{aligned}$ | Reserved | CH2_ADC_ADJUST_E[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH2_ADC_ADJUST_E[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0190$ | DATA FORMAT_E | [15:8] | DARK_SHIFT_E[4:0] |  |  |  |  | DARK_SIZE_E[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | SIGNAL_SHIFT_E[4:0] |  |  |  |  | SIGNAL_SIZE_E[2:0] |  |  |  |  |
| 0x0192 | DECIMATE_E | [15:8] | Reserved |  |  |  |  | DECIMATE_FACTOR_E[6:4] |  |  | 0x0000 | R/W |
|  |  | [7:0] | DECIMATE_FACTOR_E[3:0] |  |  |  | DECIMATE_TYPE_E[3:0] |  |  |  |  |  |
| $0 \times 0193$ | DIGINT_LIT_E | [15:8] | Reserved $\begin{array}{l}\text { LIT_ } \\ \text { OFFSET_ } \\ \text { E[8] }\end{array}$ <br> LIT_OFFSET_E[7:0]  |  |  |  |  |  |  |  | 0x0026 | R/W |
|  |  | [7:0] |  |  |  |  |  |  |  |  |  |  |
| 0x0194 | $\begin{aligned} & \text { DIGINT_- } \\ & \text { DARK_E } \end{aligned}$ | [15:8] | DARK2_OFFSET_E[8:1] |  |  |  |  |  |  |  | 0×2306 | R/W |
|  |  | [7:0] | $\begin{aligned} & \hline \text { DARK2_- } \\ & \text { OFFSET_E[0] } \end{aligned}$ | DARK1_OFFSET_E[6:0] |  |  |  |  |  |  |  |  |
| 0x0195 | THRESH_ CFG_E | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { THRESH1_ } \\ & \text { CHAN_E } \end{aligned}$ | $\begin{aligned} & \text { THRESH1_ } \\ & \text { DIR_E } \end{aligned}$ | THRESH1_TYPE_E[1:0] |  | $\begin{aligned} & \text { THRESHO_ } \\ & \text { CHAN_E } \end{aligned}$ | THRESHO_ DIR_E | THRESH0_TYPE_E[1:0] |  |  |  |
| 0x0196 | THRESH0_E | [15:8] | Reserved $\quad$ THRESH0_SHIFT_E[4:0] |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0197 | THRESH1_E | [15:8] | Reserved |  |  | THRESH1_SHIFT_E[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH1_VALUE_E[7:0] |  |  |  |  |  |  |  |  |  |
| 0x01A0 | TS_CTRL_F | [15:8] | Reserved | CH2_EN_F | SAM | TYPE_F[1:0] | INPUT_R_SELECT_F[1:0] |  | TIMESLOT_OFFSET_ F[9:8] |  | 0x0000 | R/W |
|  |  | [7:0] | TIMESLOT_OFFSET_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x01A1 | TS_PATH_F | [15:8] | PRE_WIDTH_F[3:0] |  |  |  | Reserved |  |  | $\begin{aligned} & \text { AFE_PATH } \\ & \text { _CFG_F[8] } \end{aligned}$ | 0x41DA | R/W |
|  |  | [7:0] | AFE_PATH_CFG_F[7:0] |  |  |  |  |  |  |  |  |  |
| 0x01A2 | INPUTS_F | [15:8] | INP78_F[3:0] |  |  |  | INP56_F[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | INP34_F[3:0] |  |  |  | INP12_F[3:0] |  |  |  |  |  |
| $0 \times 01 \mathrm{~A} 3$ | CATHODE_F | [15:8] | Reserved $\quad$ PRECON_F[2:0] |  |  |  | VC2_PULSE_F[1:0] |  | VC2_ALT_F[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | VC2_SEL_F[1:0] ${ }^{\text {d }}$, VC1_PULSE_F[1:0] |  |  |  |  |  |  |  |  |  |
| 0x01A4 | AFE_TRIM_F | [15:8] |  |  |  |  |  | VREF PULSE_F |  | $\begin{aligned} & \text { M_VREF_ } \\ & 1: 0] \end{aligned}$ | 0xE3C0 | R/W |
|  |  | [7:0] | VREF_PULSE_VAL_F[1:0] |  | TIA_GAIN_CH2_F[2:0] |  |  | TIA_GAIN_CH1_F[2:0] |  |  |  |  |



## ADPD4000/ADPD4001




## ADPD4000/ADPD4001




## ADPD4000/ADPD4001

| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0236 | THRESH0_J | [15:8] | Reserved |  |  | THRESH0_SHIFT_J[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_J[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0237$ | THRESH1_J | [15:8] | Reserved |  |  | THRESH1_SHIFT_J[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH1_VALUE_J[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0240$ | TS_CTRL_K | [15:8] | Reserved | CH2_EN_K | SAMPLE_TYPE_K[1:0] |  | INPUT_R_SELECT_K[1:0] |  | $\begin{aligned} & \text { TIMESLOT_- } \\ & \text { OFFSET_K[9:8] } \end{aligned}$ |  | $0 \times 0000$ | R/W |
|  |  | [7:0] | TIMESLOT_OFFSET_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0241 | TS_PATH_K | [15:8] | PRE_WIDTH_K[3:0] |  |  |  | Reserved |  |  | $\begin{aligned} & \text { AFE_PATH } \\ & \text { _CFG_K[8] } \end{aligned}$ | 0x41DA | R/W |
|  |  | [7:0] | AFE_PATH_CFG_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0242 | INPUTS_K | [15:8] | INP78_K[3:0] |  |  |  | INP56_K[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | INP34_K[3:0] |  |  |  | INP12_K[3:0] |  |  |  |  |  |
| 0x0243 | CATHODE_K | [15:8] | Reserved | PRECON_K[2:0] |  |  | VC2_PULSE_K[1:0] |  | VC2_ALT_K[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | VC2_SEL_K[1:0] |  | VC1_PULSE_K[1:0] |  | VC1_ALT_K[1:0] |  | VC1_SEL_K[1:0] |  |  |  |
| 0x0244 | AFE_TRIM_K | [15:8] | Reserved (set to 0x7) |  |  | AFE_TRIM_INT_K[1:0] |  | VREF PULSE_K | AFE_TRIM VREF_K[1:0] |  | 0xE3C0 | R/W |
|  |  | [7:0] | VREF_PULSE_VAL_K[1:0] |  | TIA_GAIN_CH2_K[2:0] |  |  | TIA_GAIN_CH1_K[2:0] |  |  |  |  |
| 0x0245 | $\begin{aligned} & \text { LED_-_ } \\ & \text { POW12_K } \end{aligned}$ | [15:8] | $\begin{array}{\|l\|} \hline \text { LED_- } \\ \text { DRIVESIDE2_ } \\ \text { K } \\ \hline \end{array}$ |  | LED_CURRENT2_K[6:0] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{array}{\|l\|} \hline \text { LED_- } \\ \text { DRIVESIDE1_ } \\ \mathrm{K} \\ \hline \end{array}$ | LED_CURRENT1_K[6:0] |  |  |  |  |  |  |  |  |
| 0x0246 | LED_ POW34_K | [15:8] | $\begin{array}{\|l} \hline \text { LED_ } \\ \text { DRIVESIDE4_ } \\ \mathrm{K} \\ \hline \end{array}$ | LED_CURRENT4_K[6:0] |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | LED_- <br> DRIVESIDE3_ <br> K | LED_CURRENT3_K[6:0] |  |  |  |  |  |  |  |  |
| $0 \times 0247$ | COUNTS_K | [15:8] | NUM_INT_K[7:0] |  |  |  |  |  |  |  | 0x0101 | R/W |
|  |  | [7:0] | NUM_REPEAT_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0248 | PERIOD_K | [15:8] | Reserved |  | MOD_TYPE_K[1:0] |  | Reserved |  | MIN_PERIOD_K[9:8] |  | 0x0000 | R/W |
|  |  | [7:0] | MIN_PERIOD_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0249 | $\begin{aligned} & \text { LED_PULSE_ } \\ & \mathrm{K} \end{aligned}$ | [15:8] | LED_WIDTH_K[7:0] |  |  |  |  |  |  |  | 0x0210 | R/W |
|  |  | [7:0] | LED_OFFSET_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x024A | INTEG SETUP_K | [15:8] | $\begin{array}{\|l\|l\|} \hline \text { SINGLEE_- } \\ \text { INTEG_K } \\ \hline \end{array}$ | CH2_AMP_DISABLE_K[2:0] |  |  | $\begin{aligned} & \text { AFE_INT_C_ } \\ & \text { BUF_K } \end{aligned}$ | CH1_AMP_DISABLE_K[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | ADC_COUNT_K[1:0] |  | Reserv | INTEG_WIDTH_K[4:0] |  |  |  |  |  |  |
| 0x024B | INTEG_OS_K | [15:8] | Reserved |  |  | INTEG_FINE_OFFSET_K[4:0] |  |  |  |  | 0x1410 | R/W |
|  |  | [7:0] | INTEG_OFFSET_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x024C | $\begin{aligned} & \text { MOD_-_ } \\ & \text { PULSE_K } \end{aligned}$ | [15:8] | MOD_WIDTH_K[7:0] |  |  |  |  |  |  |  | $0 \times 0100$ | R/W |
|  |  | [7:0] | MOD_OFFSET_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x024D | PATTERN_K | [15:8] | LED_DISABLE_K[3:0] |  |  |  | MOD_DISABLE_K[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | SUBTRACT_K[3:0] |  |  |  | REVERSE_INTEG_K[3:0] |  |  |  |  |  |
| 0x024E | ADC_OFF1_K | [15:8] | Reserved |  | CH1_ADC_ADJUST_K[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH1_ADC_ADJUST_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x024F | ADC_OFF2_K | [15:8] | $\begin{aligned} & \text { ZERO_-_ } \\ & \text { ADJUST_K } \end{aligned}$ | Reserved | CH2_ADC_ADJUST_K[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH2_ADC_ADJUST_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0250 | DATA FORMAT_K | [15:8] | DARK_SHIFT_K[4:0] |  |  |  |  | DARK_SIZE_K[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | SIGNAL_SHIFT_K[4:0] |  |  |  |  | SIGNAL_SIZE_K[2:0] |  |  |  |  |
| 0x0252 | DECIMATE_K | [15:8] | Reserved |  |  |  |  | DECIMATE_FACTOR_K[6:4] |  |  | 0×0000 | R/W |
|  |  | [7:0] | DECIMATE_FACTOR_K[3:0] |  |  |  | DECIMATE_TYPE_K[3:0] |  |  |  |  |  |
| 0x0253 | DIGINT_LIT_K | [15:8] | Reserved ${ }^{\text {LIT_OFFSET_K[7:0] }}$ |  |  |  |  |  |  |  | 0x0026 | R/W |
|  |  | [7:0] |  |  |  |  |  |  |  |  |  |  |
| 0x0254 | $\begin{aligned} & \text { DIGINT_-_ } \\ & \text { DARK_K } \end{aligned}$ | [15:8] | DARK2_OFFSET_K[8:1] |  |  |  |  |  |  |  | 0×2306 | R/W |
|  |  | [7:0] | $\begin{aligned} & \hline \text { DARK2_- } \\ & \text { OFFSET_K[0] } \end{aligned}$ | DARK1_OFFSET_K[6:0] |  |  |  |  |  |  |  |  |


| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0255 | $\begin{aligned} & \text { THRESH_ } \\ & \text { CFG_K } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{aligned} & \text { THRESH1_- } \\ & \text { CHAN_K } \end{aligned}$ | $\begin{aligned} & \text { THRESH1_ } \\ & \text { DIR_K } \end{aligned}$ | THRESH1_TYPE_K[1:0] |  | THRESH0_ CHAN_K | $\begin{aligned} & \text { THRESHO_ } \\ & \text { DIR_K } \\ & \hline \end{aligned}$ | THRESHO_TYPE_ K[1:0] |  |  |  |
| 0x0256 | THRESHO_K | [15:8] | Reserved |  |  | THRESH0_SHIFT_K[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0257 | THRESH1_K | [15:8] | Reserved |  |  | THRESH1_SHIFT_K[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH1_VALUE_K[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0260 | TS_CTRL_L | [15:8] | Reserved | CH2_EN_L | SAMPLE_TYPE_L[1:0] |  | INPUT_R_SELECT_L[1:0] |  | $\begin{gathered} \text { TIMESLOT_- } \\ \text { OFFSET_L[9:8] } \end{gathered}$ |  | $0 \times 0000$ | R/W |
|  |  | [7:0] | TIMESLOT_OFFSET_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0261 | TS_PATH_L | [15:8] | PRE_WIDTH_L[3:0] |  |  |  | Reserved |  |  | $\begin{aligned} & \text { AFE_PATH } \\ & \text { _CFG_L[8] } \end{aligned}$ | 0x41DA | R/W |
|  |  | [7:0] | AFE_PATH_CFG_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0262 | INPUTS_L | [15:8] | INP78_L[3:0] |  |  |  | INP56_L[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | INP34_L[3:0] |  |  |  | INP12_L[3:0] |  |  |  |  |  |
| $0 \times 0263$ | CATHODE_L | [15:8] | Reserved | PRECON_L[2:0] |  |  | VC2_PULSE_L[1:0] |  | VC2_ALT_L[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | VC2_SEL_L[1:0] |  | VC1_PULSE_L[1:0] |  | VC1_ALT_L[1:0] |  | VC1_SEL_L[1:0] |  |  |  |
| 0x0264 | AFE_TRIM_L | [15:8] | Reserved (set to 0x7) |  |  | AFE_TRIM_INT_L[1:0] |  | VREF PULSE_L | AFE_TRIM VREF_L[1:0] |  | 0xE3C0 | R/W |
|  |  | [7:0] | VREF_PULSE_VAL_L[1:0] |  | TIA_GAIN_CH2_L[2:0] |  |  | TIA_GAIN_CH1_L[2:0] |  |  |  |  |
| 0x0265 | $\begin{aligned} & \text { LED_-_12_L } \\ & \text { POW } \end{aligned}$ | [15:8] | LED DRIVESIDE2 L |  | LED_CURRENT2_L[6:0] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | LED_ DRIVESIDE1_ L | LED_CURRENT1_L[6:0] |  |  |  |  |  |  |  |  |
| 0x0266 | $\begin{aligned} & \text { LED_-_ } \\ & \text { POW34_L } \end{aligned}$ | [15:8] | LED_ DRIVESIDE4 L | LED_CURRENT4_L[6:0] |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | LED_ <br> DRIVESIDE3 <br> L | LED_CURRENT3_L[6:0] |  |  |  |  |  |  |  |  |
| 0x0267 | COUNTS_L | [15:8] | NUM_INT_L[7:0] |  |  |  |  |  |  |  | 0x0101 | R/W |
|  |  | [7:0] | NUM_REPEAT_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0268 | PERIOD_L | [15:8] | Reserved |  | MOD_TYPE_L[1:0] |  | Reserved |  | MIN_PERIOD_L[9:8] |  | $0 \times 0000$ | R/W |
|  |  | [7:0] | MIN_PERIOD_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0269 | LED_PULSE_L | [15:8] | LED_WIDTH_L[7:0] |  |  |  |  |  |  |  | 0x0210 | R/W |
|  |  | [7:0] | LED_OFFSET_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x026A | INTEG SETUP_L | [15:8] | SINGLE INTEG_L | CH2_AMP_DISABLE_L[2:0] |  |  | AFE_INT_C BUF_L | CH1_AMP_DISABLE_L[2:0] |  |  | 0x0003 | R/W |
|  |  | [7:0] | ADC_COUNT_L[1:0] |  | Reserved | INTEG_WIDTH_L[4:0] |  |  |  |  |  |  |
| 0x026B | INTEG_OS_L | [15:8] | Reserved |  |  | INTEG_FINE_OFFSET_L[4:0] |  |  |  |  | 0x1410 | R/W |
|  |  | [7:0] | INTEG_OFFSET_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x026C | $\begin{aligned} & \text { MOD_-_ } \\ & \text { PULSE_L } \end{aligned}$ | [15:8] | MOD_WIDTH_L[7:0] |  |  |  |  |  |  |  | $0 \times 0100$ | R/W |
|  |  | [7:0] |  |  |  | MOD_OFFSE | T_L[7:0] |  |  |  |  |  |
| 0x026D | PATTERN_L | [15:8] | LED_DISABLE_L[3:0] |  |  |  | MOD_DISABLE_L[3:0] |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | SUBTRACT_L[3:0] |  |  |  | REVERSE_INTEG_L[3:0] |  |  |  |  |  |
| 0x026E | ADC_OFF1_L | [15:8] | Reserved |  | CH1_ADC_ADJUST_L[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH1_ADC_ADJUST_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x026F | ADC_OFF2_L | [15:8] | $\begin{aligned} & \text { ZERO_-_ } \\ & \text { ADJUST_L } \end{aligned}$ | Reserved | CH2_ADC_ADJUST_L[13:8] |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | CH2_ADC_ADJUST_L[7:0] |  |  |  |  |  |  |  |  |  |
| 0x0270 | DATA FORMAT_L | [15:8] | DARK_SHIFT_L[4:0] |  |  |  |  | DARK_SIZE_L[2:0] |  |  | $0 \times 0003$ | R/W |
|  |  | [7:0] | SIGNAL_SHIFT_L[4:0] |  |  |  |  | SIGNAL_SIZE_L[2:0] |  |  |  |  |
| 0x0272 | DECIMATE_L | [15:8] | Reserved |  |  |  |  | DECIMATE_FACTOR_L[6:4] |  |  | 0x0000 | R/W |
|  |  | [7:0] | DECIMATE_FACTOR_L[3:0] |  |  |  | DECIMATE_TYPE_L[3:0] |  |  |  |  |  |
| 0x0273 | DIGINT_LIT_L | [15:8] | Reserved $\begin{array}{l}\text { LIT__ } \\ \text { OFFSET_ } \\ \text { L[8] }\end{array}$ <br> LIT_OFFSET_L[7:0]  |  |  |  |  |  |  |  | 0x0026 | R/W |
|  |  | [7:0] |  |  |  |  |  |  |  |  |  |  |


| Reg | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x0274 | $\begin{aligned} & \text { DIGINT_- } \\ & \text { DARK_L } \end{aligned}$ | [15:8] | DARK2_OFFSET_L[8:1] |  |  |  |  |  |  |  | 0x2306 | R/W |
|  |  | [7:0] | $\begin{array}{\|l} \text { DARK2_-_ } \\ \text { OFFSET_L[0] } \end{array}$ | DARK1_OFFSET_L[6:0] |  |  |  |  |  |  |  |  |
| 0x0275 | $\begin{aligned} & \text { THRESH_ } \\ & \text { CFG_L } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH1_ CHAN_L | $\begin{aligned} & \text { THRESH1_ } \\ & \text { DIR_L } \end{aligned}$ | THRESH1_TYPE_L[1:0] |  | THRESHO_ CHAN_L | $\begin{aligned} & \text { THRESHO_ } \\ & \text { DIR_L } \end{aligned}$ | THRESH0_TYPE_L[1:0] |  |  |  |
| 0x0276 | THRESH0_L | [15:8] | Reserved |  |  | THRESH0_SHIFT_L[4:0] |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | THRESH0_VALUE_L[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 0277$ | THRESH1_L | [15:8] | Reserved |  |  | THRESH1_VALUE_L[7:0] |  | H1_SHIFT_L | 4:0] |  | 0x0000 | R/W |
|  |  | [7:0] |  |  |  |  |  |  |  |  |  |  |

## REGISTER DETAILS

## GLOBAL CONFIGURATION REGISTERS

Table 26. Global Configuration Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000D | TS_FREQ | [15:0] | TIMESLOT_PERIOD_L | Lower 16 bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) $\div$ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator. | 0x2710 | R/W |
| 0x000E | TS_FREQH | [15:7] | Reserved | Reserved. | 0x0 | R |
|  |  | [6:0] | TIMESLOT_PERIOD_H | Upper seven bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) $\div$ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator. | 0x0 | R/W |
| 0x000F | SYS_CTL | 15 | SW_RESET | Software reset. Write 1 to this bit to assert a software reset, which stops all AFE operations and resets the device to its default values. Software reset does not reset the SPI or $I^{2} \mathrm{C}$ port. | 0x0 | R/W |
|  |  | [14:10] | Reserved | Reserved. | 0x0 | R |
|  |  | [9:8] | ALT_CLOCKS | External clock select. 00: use internal low frequency oscillator and high frequency oscillator. <br> 01: use external low frequency oscillator. <br> 02: use external high frequency oscillator and internal low frequency oscillator. <br> 03: use external high frequency oscillator and generate low frequency oscillator from high frequency oscillator. | 0x0 | R/W |
|  |  | [7:6] | ALT_CLK_GPIO | Alternate clock GPIO select. 00: use GPIOO for alternate clock. 01: use GPIO1 for alternate clock. 10: use GPIO2 for alternate clock. 11: use GPIO3 for alternate clock. | 0x0 | R/W |
|  |  | [5:3] | Reserved | Write 0x0. | 0x0 | R/W |
|  |  | 2 | LFOSC_SEL | Selects low frequency oscillator. This bit selects between the 32 kHz and 1 MHz low speed oscillator. <br> 0 : use the 32 kHz oscillator as the low frequency clock. <br> 1: use the 1 MHz oscillator as the low frequency clock. | 0x0 | R/W |
|  |  | 1 | OSC_1M_EN | Enable 1 MHz low frequency oscillator. This bit turns on the 1 MHz low frequency oscillator, which must be left running during all operations while using this oscillator. | 0x0 | R/W |
|  |  | 0 | OSC_32K_EN | Enable 32 kHz low frequency oscillator. This bit turns on the 32 kHz low frequency oscillator, which must be left running during all operations while using this oscillator. | 0x0 | R/W |
| $0 \times 0010$ | OPMODE | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | [11:8] | TIMESLOT_EN | Time slot enable control. 0000: Time Slot Sequence A only. 0001: Time Slot Sequence AB. 0010: Time Slot Sequence ABC. 0011:Time Slot Sequence ABCD. 0100: Time Slot Sequence ABCDE. 0101:Time Slot Sequence ABCDEF. 0110: Time Slot Sequence ABCDEFG. 0111:Time Slot Sequence ABCDEFGH. 1000: Time Slot Sequence ABCDEFGHI. 1001:Time Slot Sequence ABCDEFGHIJ. 1010: Time Slot Sequence ABCDEFGHIJK. 1011:Time Slot Sequence ABCDEFGHIJKL. | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | [7:1] | Reserved | Reserved. | 0x0 | R |
|  |  | 0 | OP_MODE | ```Operating mode selection. 0 : standby. 1: go mode. Operate selected time slots.``` | $0 \times 0$ | R/W |
| $0 \times 0020$ | INPUT_SLEEP | [15:12] | INP_SLEEP_78 | Input pair sleep state for IN7 and IN8 inputs. 0x0: both inputs float. <br> $0 \times 1$ : floating short of IN7 to IN8. Only if PAIR78 is set to 1 . <br> 0x2: IN7 and IN8 connected to VC1. Also shorted together if PAIR78 is set to 1 . <br> 0x3: IN7 and IN8 connected to VC2. Also shorted together if PAIR78 is set to 1 . <br> $0 \times 4$ : IN7 connected to VC1. IN8 floating. <br> $0 \times 5$ : IN7 connected to VC1. IN8 connected to VC2. <br> 0x6: IN7 connected to VC2. IN8 floating. <br> 0x7: IN7 connected to VC2. IN8 connected to VC1. <br> 0x8: IN7 floating. IN8 connected to VC1. <br> 0x9: IN7 floating. IN8 connected to VC2. | 0x0 | R/W |
|  |  | [11:8] | INP_SLEEP_56 | Input pair sleep state for IN5 and IN6 inputs. <br> $0 \times 0$ : both inputs float. <br> $0 \times 1$ : floating short of IN5 to IN6. Only if PAIR56 is set to 1 . <br> 0x2: IN5 and IN6 connected to VC1. Also shorted together if PAIR56 is set to 1 . <br> 0x3: IN5 and IN6 connected to VC2. Also shorted together if PAIR78 is set to 1 . <br> 0x4: IN5 connected to VC1. IN6 floating. <br> $0 \times 5$ : IN5 connected to VC1. IN6 connected to VC2. <br> 0x6: IN5 connected to VC2. IN6 floating. <br> 0x7: IN5 connected to VC2. IN6 connected to VC1. <br> 0x8: IN5 floating. IN6 connected to VC1. <br> 0x9: IN5 floating. IN6 connected to VC2. | 0x0 | R/W |
|  |  | [7:4] | INP_SLEEP_34 | Input pair sleep state for IN3 and IN4 inputs. $0 \times 0$ : both inputs float. <br> $0 \times 1$ : floating short of IN3 to IN4. Only if PAIR34 is set to 1 . <br> $0 \times 2$ : IN3 and IN4 connected to VC1. Also shorted together if PAIR34 is set to 1 . <br> $0 \times 3$ : IN3 and IN4 connected to VC2. Also shorted together if PAIR34 is set to 1 . <br> $0 \times 4$ : IN3 connected to VC1. IN4 floating. <br> $0 \times 5$ : IN3 connected to VC1. IN4 connected to VC2. <br> 0x6: IN3 connected to VC2. IN4 floating. <br> 0x7: IN3 connected to VC2. IN4 connected to VC1. <br> $0 \times 8$ : IN3 floating. IN4 connected to VC1. <br> 0x9: IN3 floating. IN4 connected to VC2. | 0x0 | R/W |
|  |  | [3:0] | INP_SLEEP_12 | Input pair sleep state for IN1 and IN2 inputs. <br> 0x0: both inputs float. <br> $0 \times 1$ : floating short of IN1 to IN2. Only if PAIR12 is set to 1 . <br> $0 \times 2$ : IN1 and IN2 connected to VC1. Also shorted together if PAIR12 is set to 1 . <br> 0x3: IN1 and IN2 connected to VC2. Also shorted together if PAIR12 is set to 1 . <br> $0 \times 4$ : IN1 connected to VC1. IN2 floating. <br> $0 \times 5$ : IN1 connected to VC1. IN2 connected to VC2. <br> 0x6: IN1 connected to VC2. IN2 floating. | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description |  | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | Access

## INTERRUPT STATUS AND CONTROL REGISTERS

Table 27. Interrupt Status and Control Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0000 | FIFO_STATUS | 15 | CLEAR_FIFO | Clear FIFO. Write a 1 to empty the FIFO while the FIFO is not being accessed. This resets FIFO_BYTE_COUNT and clears the INT_FIFO_OFLOW, INT_FIFO_UFLOW, and INT_FIFO_TH status bits. | 0x0 | R/W1C |
|  |  | 14 | INT_FIFO_UFLOW | FIFO underflow error. This bit is set when the FIFO is read while empty. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared using the CLEAR_FIFO bit. | 0x0 | R/W1C |
|  |  | 13 | INT_FIFO_OFLOW | FIFO overflow error. This bit is set when data was not written to the FIFO due to lack of space. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared with the CLEAR_FIFO bit. | 0x0 | R/W1C |
|  |  | [12:11] | Reserved | Reserved. | 0x0 | R |
|  |  | [10:0] | FIFO_BYTE_COUNT | This field indicates the number of bytes in the FIFO. | 0x0 | R |
| 0x0001 | INT_STATUS_DATA | 15 | INT_FIFO_TH | FIFO_TH interrupt status. This bit is set during a FIFO write when the number of bytes in the FIFO exceeds the FIFO_TH register value. Write 1 to this bit to clear this interrupt. This bit can also be automatically cleared when the FIFO_DATA register is read if the INT_ACLEAR_FIFO bit is set. | 0x0 | R/W1C |
|  |  | [14:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INT_DATA_L | Time Slot L data register interrupt status. This bit is set every time the Time Slot $L$ data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot L data registers are read if the INT_ACLEAR_DATA_L bit is set. | 0x0 | R/W1C |

## ADPD4000/ADPD4001

| Addr | Name | Bits | Bit Name | Description | Reset | Access ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 | INT_DATA_K | Time Slot K data register interrupt status. This bit is set every time the Time Slot K data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot K data registers are read if the INT_ACLEAR_DATA_K bit is set. | 0x0 | R/W1C |
|  |  | 9 | INT_DATA_J | Time Slot $J$ data register interrupt status. This bit is set every time the Time Slot J data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot J data registers are read if the INT_ACLEAR_DATA_J bit is set. | 0x0 | R/W1C |
|  |  | 8 | INT_DATA_I | Time Slot I data register interrupt status. This bit is set every time the Time Slot I data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot I data registers are read if the INT_ACLEAR_DATA_I bit is set. | 0x0 | R/W1C |
|  |  | 7 | INT_DATA_H | Time Slot H data register interrupt status. This bit is set every time the Time Slot H data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot H data registers are read if the INT_ACLEAR_DATA_H bit is set. | 0x0 | R/W1C |
|  |  | 6 | INT_DATA_G | Time Slot G data register interrupt status. This bit is set every time the Time Slot $G$ data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot $G$ data registers are read if the INT_ACLEAR_DATA_G bit is set. | 0x0 | R/W1C |
|  |  | 5 | INT_DATA_F | Time Slot F data register interrupt status. This bit is set every time the Time Slot $F$ data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot F data registers are read if the INT_ACLEAR_DATA_F bit is set. | 0x0 | R/W1C |
|  |  | 4 | INT_DATA_E | Time Slot E data register interrupt status. This bit is set every time the Time Slot E data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot E data registers are read if the INT_ACLEAR_DATA_E bit is set. | 0x0 | R/W1C |
|  |  | 3 | INT_DATA_D | Time Slot D data register interrupt status. This bit is set every time the Time Slot D data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot D data registers are read if the INT_ACLEAR_DATA_D bit is set. | 0x0 | R/W1C |
|  |  | 2 | INT_DATA_C | Time Slot C data register interrupt status. This bit is set every time the Time Slot C data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot C data registers are read if the INT_ACLEAR_DATA_C bit is set. | 0x0 | R/W1C |
|  |  | 1 | INT_DATA_B | Time Slot B data register interrupt status. This bit is set every time the Time Slot B data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot B data registers are read if the INT_ACLEAR_DATA_B bit is set. | 0x0 | R/W1C |
|  |  | 0 | INT_DATA_A | Time Slot A data register interrupt status. This bit is set every time the Time Slot A data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot A data registers are read if the INT_ACLEAR_DATA_A bit is set. | 0x0 | R/W1C |


| Addr | Name | Bits | Bit Name | Description | Reset | Access ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0002 | INT_STATUS_LEV0 | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INT_LEV0_L | Time Slot L Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 10 | INT_LEVO_K | Time Slot K Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 9 | INT_LEV0_J | Time Slot J Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 8 | INT_LEV0_I | Time Slot I Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 7 | INT_LEVO_H | Time Slot H Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 6 | INT_LEVO_G | Time Slot G Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 5 | INT_LEVO_F | Time Slot F Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 4 | INT_LEVO_E | Time Slot E Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 3 | INT_LEVO_D | Time Slot D Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 2 | INT_LEVO_C | Time Slot C Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 1 | INT_LEVO_B | Time Slot B Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 0 | INT_LEVO_A | Time Slot A Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| 0x0003 | INT_STATUS_LEV1 | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INT_LEV1_L | Time Slot L Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 10 | INT_LEV1_K | Time Slot K Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 9 | INT_LEV1_J | Time Slot J Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 8 | INT_LEV1_I | Time Slot I Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 7 | INT_LEV1_H | Time Slot H Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 6 | INT_LEV1_G | Time Slot G Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 5 | INT_LEV1_F | Time Slot F Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 4 | INT_LEV1_E | Time Slot E Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 3 | INT_LEV1_D | Time Slot D Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 2 | INT_LEV1_C | Time Slot C Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 1 | INT_LEV1_B | Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
|  |  | 0 | INT_LEV1_A | Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met. | 0x0 | R/W1C |
| 0x0007 | INT_ACLEAR | 15 | INT_ACLEAR_FIFO | FIFO threshold interrupt autoclear enable. Set this bit to enable automatic clearing of the FIFO_TH interrupt each time the FIFO is read. | 0x1 | R/W |
|  |  | [14:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INT_ACLEAR_DATA_L | Time Slot L interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_L interrupt each time the Time Slot $L$ data registers are read. | 0x1 | R/W |

## ADPD4000/ADPD4001

| Addr | Name | Bits | Bit Name | Description | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- | Access ${ }^{10}$.


| Addr | Name | Bits | Bit Name | Description | Reset | Access ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3 | INTX_EN_DATA_D | INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt X. | 0x0 | R/W |
|  |  | 2 | INTX_EN_DATA_C | INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt X. | 0x0 | R/W |
|  |  | 1 | INTX_EN_DATA_B | INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt X. | 0x0 | R/W |
|  |  | 0 | INTX_EN_DATA_A | INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt X. | 0x0 | R/W |
| 0x0015 | INT_ENABLE_YD | 15 | INTY_EN_FIFO_TH | INT_FIFO_TH Interrupt Enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt Y . | 0x0 | R/W |
|  |  | 14 | INTY_EN_FIFO_UFLOW | INT_FIFO_UFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt Y . | 0x0 | R/W |
|  |  | 13 | INTY_EN_FIFO_OFLOW | INT_FIFO_OFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt Y . | 0x0 | R/W |
|  |  | 12 | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INTY_EN_DATA_L | INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt Y. | 0x0 | R/W |
|  |  | 10 | INTY_EN_DATA_K | INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt Y. | 0x0 | R/W |
|  |  | 9 | INTY_EN_DATA_J | INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt Y. | 0x0 | R/W |
|  |  | 8 | INTY_EN_DATA_I | INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt Y. | 0x0 | R/W |
|  |  | 7 | INTY_EN_DATA_H | INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt Y. | 0x0 | R/W |
|  |  | 6 | INTY_EN_DATA_G | INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt Y . | 0x0 | R/W |
|  |  | 5 | INTY_EN_DATA_F | INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt Y. | 0x0 | R/W |
|  |  | 4 | INTY_EN_DATA_E | INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt Y. | 0x0 | R/W |
|  |  | 3 | INTY_EN_DATA_D | INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt Y. | 0x0 | R/W |
|  |  | 2 | INTY_EN_DATA_C | INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt Y. | 0x0 | R/W |
|  |  | 1 | INTY_EN_DATA_B | INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt Y. | 0x0 | R/W |
|  |  | 0 | INTY_EN_DATA_A | INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt Y . | 0x0 | R/W |
| 0x0016 | INT_ENABLE_XLO | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INTX_EN_LEV0_L | INT_LEV0_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt X. | 0x0 | R/W |
|  |  | 10 | INTX_EN_LEV0_K | INT_LEV0_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt X. | 0x0 | R/W |
|  |  | 9 | INTX_EN_LEVO_J | INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt X. | 0x0 | R/W |
|  |  | 8 | INTX_EN_LEV0_I | INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_I status on Interrupt X. | 0x0 | R/W |
|  |  | 7 | INTX_EN_LEVO_H | INT_LEV0_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt X. | 0x0 | R/W |
|  |  | 6 | INTX_EN_LEVO_G | INT_LEVO_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_G status on Interrupt X. | 0x0 | R/W |
|  |  | 5 | INTX_EN_LEVO_F | INT_LEVO_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_F status on Interrupt X. | 0x0 | R/W |

## ADPD4000/ADPD4001

| Addr | Name | Bits | Bit Name | Description | Reset | Access ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | INTX_EN_LEV0_E | INT_LEVO_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_E status on Interrupt X. | 0x0 | R/W |
|  |  | 3 | INTX_EN_LEVO_D | INT_LEVO_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_D status on Interrupt X. | 0x0 | R/W |
|  |  | 2 | INTX_EN_LEV0_C | INT_LEVO_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_C status on Interrupt X. | 0x0 | R/W |
|  |  | 1 | INTX_EN_LEV0_B | INT_LEVO_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_B status on Interrupt X. | 0x0 | R/W |
|  |  | 0 | INTX_EN_LEV0_A | INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt X. | 0x0 | R/W |
| 0x0017 | INT_ENABLE_XL1 | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INTX_EN_LEV1_L | INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt X. | 0x0 | R/W |
|  |  | 10 | INTX_EN_LEV1_K | INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt X. | 0x0 | R/W |
|  |  | 9 | INTX_EN_LEV1_J | INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt X. | 0x0 | R/W |
|  |  | 8 | INTX_EN_LEV1_I | INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt X. | 0x0 | R/W |
|  |  | 7 | INTX_EN_LEV1_H | INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt X. | 0x0 | R/W |
|  |  | 6 | INTX_EN_LEV1_G | INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt X. | 0x0 | R/W |
|  |  | 5 | INTX_EN_LEV1_F | INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt X. | 0x0 | R/W |
|  |  | 4 | INTX_EN_LEV1_E | INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt X. | 0x0 | R/W |
|  |  | 3 | INTX_EN_LEV1_D | INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt X. | 0x0 | R/W |
|  |  | 2 | INTX_EN_LEV1_C | INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt X. | 0x0 | R/W |
|  |  | 1 | INTX_EN_LEV1_B | INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt X. | 0x0 | R/W |
|  |  | 0 | INTX_EN_LEV1_A | INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt X. | 0x0 | R/W |
| 0x001A | INT_ENABLE_YL0 | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | INTY_EN_LEVO_L | INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt Y. | 0x0 | R/W |
|  |  | 10 | INTY_EN_LEV0_K | INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt Y. | 0x0 | R/W |
|  |  | 9 | INTY_EN_LEVO_J | INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt Y. | 0x0 | R/W |
|  |  | 8 | INTY_EN_LEVO_I | INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_I status on Interrupt Y. | 0x0 | R/W |
|  |  | 7 | INTY_EN_LEVO_H | INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt Y. | 0x0 | R/W |
|  |  | 6 | INTY_EN_LEV0_G | INT_LEVO_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_G status on Interrupt Y. | 0x0 | R/W |
|  |  | 5 | INTY_EN_LEVO_F | INT_LEVO_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_F status on Interrupt Y. | 0x0 | R/W |
|  |  | 4 | INTY_EN_LEV0_E | INT_LEVO_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_E status on Interrupt Y. | 0x0 | R/W |
|  |  | 3 | INTY_EN_LEV0_D | INT_LEVO_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_D status on Interrupt Y. | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- | Access ${ }^{1}$.

[^5]
## ADPD4000/ADPD4001

## THRESHOLD SETUP AND CONTROL REGISTERS

Table 28. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0006 | FIFO_TH | [15:8] | Reserved | Reserved. | 0x0 | R |
|  |  | [7:0] | FIFO_TH | FIFO interrupt generation threshold. Generate FIFO interrupt during a FIFO write when the number of bytes in the FIFO exceeds this value. The FIFO is 256 bytes. Therefore, the maximum value for FIFO_TH is $0 \times F F$. | 0x0 | R/W |
| 0x0115 | THRESH_CFG_A | [15:8] | Reserved | Reserved. | 0x0 | R |
| $0 \times 0135$ $0 \times 0155$ $0 \times 0175$ | THRESH_CFG_B THRESH_CFG_C THRESH_CFG_D | 7 | THRESH1_CHAN_x | Select channel for Level 1 interrupt. <br> 0 : use Channel 1. <br> 1: use Channel 2. | 0x0 | R/W |
| $0 \times 0195$ 0x01B5 $0 \times 01 \mathrm{D} 5$ | THRESH_CFG_E THRESH_CFG_F THRESH_CFG_G | 6 | THRESH1_DIR_x | Direction of comparison for Level 1 interrupt. 0 : set when below Level 1 interrupt threshold. 1: set when above Level 1 interrupt threshold. | 0x0 | R/W |
| 0x01F5 <br> $0 \times 0215$ <br> $0 \times 0235$ <br> 0x0255 <br> $0 \times 0275$ | THRESH_CFG_H <br> THRESH_CFG_I <br> THRESH_CFG_J <br> THRESH_CFG_K <br> THRESH_CFG_L | [5:4] | THRESH1_TYPE_x | Type of comparison for Level 1 interrupt. 0: off (no comparison). <br> 1: compare to signal. <br> 10: compare to dark. <br> 11: reserved. | 0x0 | R/W |
| 0x0275 | THRESH_CFG_L | 3 | THRESHO_CHAN_x | Select channel for Level 0 interrupt. <br> 0 : use Channel 1. <br> 1: use Channel 2. | 0x0 | R/W |
|  |  | 2 | THRESHO_DIR_x | Direction of comparison for Level 0 interrupt. 0 : set when below Level 0 interrupt threshold. 1: set when above Level 0 interrupt threshold. | 0x0 | R/W |
|  |  | [1:0] | THRESH0_TYPE_x | Type of comparison for Level 0 interrupt. 0: off (no comparison). <br> 1: compare to signal. <br> 10: compare to dark. <br> 11: reserved. | 0x0 | R/W |
| $0 \times 0116$ | THRESHO_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| $0 \times 0136$ $0 \times 0156$ | THRESHO_B THRESHO_C | [12:8] | THRESHO_SHIFT_x | Shift for Level 0 interrupt comparison threshold. Shift THRESHO_VALUE_x by this amount before comparing. | 0x0 | R/W |
| $0 \times 0176$ | THRESHO_D | [7:0] | THRESHO_VALUE_x | Value for Level 0 interrupt comparison threshold. | 0x0 | R/W |
| 0x0196 | THRESHO_E |  |  |  |  |  |
| 0x01B6 | THRESHO_F |  |  |  |  |  |
| 0x01D6 | THRESHO_G |  |  |  |  |  |
| 0x01F6 | THRESHO_H |  |  |  |  |  |
| 0x0216 | THRESHO_I |  |  |  |  |  |
| 0x0236 | THRESHO_J |  |  |  |  |  |
| 0x0256 | THRESHO_K |  |  |  |  |  |
| 0x0276 | THRESHO_L |  |  |  |  |  |
| $0 \times 0117$ | THRESH1_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| $0 \times 0137$ $0 \times 0157$ | THRESH1_B | [12:8] | THRESH1_SHIFT_x | Shift for Level 1 interrupt comparison threshold. Shift THRESH1_VALUE_x by this amount before comparing. | 0x0 | R/W |
| 0x0177 | THRESH1_D | [7:0] | THRESH1_VALUE_x | Value for Level 1 interrupt comparison threshold. | 0x0 | R/W |
| $0 \times 0197$ | THRESH1_E |  |  |  |  |  |
| 0x01B7 | THRESH1_F |  |  |  |  |  |
| 0x01D7 | THRESH1_G |  |  |  |  |  |
| 0x01F7 | THRESH1_H |  |  |  |  |  |
| 0x0217 | THRESH1_I |  |  |  |  |  |
| 0x0237 | THRESH1_J |  |  |  |  |  |
| 0x0257 | THRESH1_K |  |  |  |  |  |
| 0x0277 | THRESH1_L |  |  |  |  |  |

## CLOCK AND TIMESTAMP SETUP AND CONTROL REGISTERS

Table 29. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0009 | OSC32M | [15:8] | Reserved | Reserved. | 0x0 | R |
|  |  | [7:0] | OSC_32M_FREQ_ADJ | High frequency oscillator frequency control. $0 \times 00$ is the lowest frequency, and 0xFF is maximum frequency. | 0x90 | R/W |
| 0x000A | OSC32M_CAL | 15 | OSC_32M_CAL_START | Start high frequency oscillator calibration cycle. Writing a 1 to this bit causes the high frequency oscillator calibration cycle to occur. 32 MHz oscillator cycles are counted during 128 low frequency oscillator cycles if using the 1 MHz low frequency oscillator, or 32 low frequency oscillator cycles if using the 32 kHz low frequency oscillator. The OSC_32M_CAL_COUNT bit field is updated with the count. The calibration circuit clears the OSC_32M_CAL_START bit when the calibration cycle is completed. | 0x0 | R/W |
|  |  | [14:0] | OSC_32M_CAL_COUNT | High frequency oscillator calibration count. This bit field contains the total number of 32 MHz cycles that occurred during the last high frequency oscillator calibration cycle. | 0x0 | R |
| 0x000B | OSC1M | [15:10] | Reserved | Reserved. | 0x0 | R |
|  |  | [9:0] | OSC_1M_FREQ_ADJ | Low frequency oscillator frequency control. $0 \times 000$ is the lowest frequency, and $0 \times 3 \mathrm{FF}$ is maximum frequency. | 0x2B2 | R/W |
| 0x000C | OSC32K | 15 | CAPTURE_TIMESTAMP | Enable time stamp capture. This bit field is used to activate the time stamp capture function. When set, the next rising edge on the time stamp input (defaults to GPIOO) causes a time stamp capture. This bit field is cleared when the time stamp occurs. | 0x0 | R/W |
|  |  | [14:6] | Reserved | Reserved. | 0x0 | R |
|  |  | [5:0] | OSC_32K_ADJUST | 32 kHz oscillator trim. 00 0000: maximum frequency. 01 0010: default frequency. 11 1111: minimum frequency. | 0x12 | R/W |
| 0x0011 | STAMP_L | [15:0] | TIMESTAMP_COUNT_L | Count at last time stamp. Lower 16 bits. | 0x0 | R |
| 0x0012 | STAMP_H | [15:0] | TIMESTAMP_COUNT_H | Count at last time stamp. Upper 16 bits. | 0x0 | R |
| 0x0013 | STAMPDELTA | [15:0] | TIMESTAMP_SLOT_DELTA | Count remaining until next time slot start. | 0x0 | R |

## SYSTEM REGISTERS

Table 30. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0008 | CHIP_ID | [15:8] | Version | Mask version. | 0x0 | R |
|  |  | [7:0] | CHIP_ID | Chip ID. | 0xC0 | R |
| 0x002E | DATA_HOLD_FLAG | [15:12] | Reserved | Reserved. | 0x0 | R |
|  |  | 11 | HOLD_REGS_L | Prevent update of Time Slot L data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 10 | HOLD_REGS_K | Prevent update of time Slot K data registers. <br> 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 9 | HOLD_REGS_J | Prevent update of Time Slot J data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 8 | HOLD_REGS_I | Prevent update of Time Slot I data registers. <br> 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 7 | HOLD_REGS_H | Prevent Update of Time Slot H data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 6 | HOLD_REGS_G | Prevent update of Time Slot G data registers. <br> 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 5 | HOLD_REGS_F | Prevent update of Time Slot F data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 4 | HOLD_REGS_E | Prevent update of Time Slot E data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 3 | HOLD_REGS_D | Prevent update of Time Slot D data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 2 | HOLD_REGS_C | Prevent update of Time Slot $C$ data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 1 | HOLD_REGS_B | Prevent update of Time Slot B data registers. 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
|  |  | 0 | HOLD_REGS_A | Prevent update of Time Slot A data registers. <br> 0 : allow data register update. <br> 1: hold current contents of data register. | 0x0 | R/W |
| 0x00B6 | I2C_KEY | [15:12] | I2C_KEY_MATCH | Write the I2C_KEY_MATCH bit field to specify which GPIO pins must be high to change the slave address. A 0 ignores that specific GPIO input. A 1 selects which GPIO must be high to change the address. Any combination is allowed. Use Bit 12 for GPIO0, Bit 13 for GPIO1, Bit 14 for GPIO2, and Bit 15 for GPIO3. | 0x0 | R/W |
|  |  | [11:0] | I2C_KEY | ${ }^{2} \mathrm{C}$ address change key. Must write these bits to $0 \times 4 \mathrm{AD}$ to change address. Write this bit field at the same time that the I2C_KEY_MATCH bit field is written. | 0x0 | RO/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0x00B7 | I2C_ADDR | $[15: 8]$ | I2C_SLAVE_KEY2 | $I^{2} C$ key Part 2. Must be written to 0xAD immediately following the <br> write of the I2C_KEY bit field. The GPIO bits as selected in the <br> I2C_KEY_MATCH bit field must also be set high at this time. | 0x0 | R/W |
|  |  | $[7: 1]$ | I2C_SLAVE_ADDR | $I^{2} C$ slave address update field. Write the desired 7-bit slave <br> address along with proper keys to change the $I^{2} C$ slave address. | 0x24 | R/W |
|  |  | 0 | Reserved | Reserved. | R |  |

## I/O SETUP AND CONTROL REGISTERS

Table 31. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0022 | GPIO_CFG | [15:14] | GPIO_SLEW | Slew control for GPIO pins. 0 : slowest. <br> 1: slow. <br> 10: fastest. <br> 11: fast. | 0x0 | R/W |
|  |  | [13:12] | GPIO_DRV | Drive control for GPIO pins. 0: medium. <br> 1: weak. <br> 10: strong. <br> 11: strong. | 0x0 | R/W |
|  |  | [11:9] | GPIO_PIN_CFG3 | ```GPIO3 pin configuration. 000: disabled (tristate, input buffer off). 001: enabled input. 010: output—normal. 011: output-inverted. 100: pull-down only-normal. 101: pull-down only-inverted. 110: pull-up only-normal. 111: pull-up only-inverted.``` | 0x0 | R/W |
|  |  | [8:6] | GPIO_PIN_CFG2 | GPIO2 pin configuration. 000: disabled (tristate, input buffer off). 001: enabled input. <br> 010: output-normal. <br> 011: output-inverted. <br> 100: pulldown only—normal. <br> 101: pull-down only-inverted. <br> 110: pull-up only-normal. <br> 111: pull-up only-inverted. | 0x0 | R/W |
|  |  | [5:3] | GPIO_PIN_CFG1 | $\begin{aligned} & \text { GPIO1 pin configuration. } \\ & \text { 000: disabled (tristate, input buffer off). } \\ & \text { 001: enabled input. } \\ & \text { 010: output—normal. } \\ & \text { 011: output-inverted. } \\ & \text { 100: pull-down only—normal. } \\ & \text { 101: pull-down only-inverted. } \\ & \text { 110: pull-up only—normal. } \\ & \text { 111: pull-up only—inverted. } \\ & \hline \end{aligned}$ | 0x0 | R/W |
|  |  | [2:0] | GPIO_PIN_CFG0 | ```GPIOO pin configuration. 000: disabled (tristate, input buffer off). 001: enabled input. 010: output-normal. 011:output-inverted. 100: pull-down only-normal.``` | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 101: pull-down only-inverted. 110: pull-up only—normal. 111: pull-up only-inverted. |  |  |
| 0x0023 | GPIO01 | 15 | Reserved | Reserved. | 0x0 | R |
|  |  | [14:8] | GPIOOUT1 | GPIO1 output signal select. <br> 0x00: Output Logic 0. <br> $0 \times 01$ : Output Logic 1. <br> $0 \times 02$ : Interrupt X . <br> 0x03: Interrupt Y . <br> $0 \times 08$ : LED1A pulse. <br> 0x09: LED1B pulse. <br> $0 \times 0 \mathrm{~A}:$ LED2A pulse. <br> $0 \times 0 \mathrm{~B}$ : LED2B pulse. <br> $0 \times 0 \mathrm{C}$ : LED3A pulse. <br> 0x0D: LED3B pulse. <br> $0 x 0 E$ : LED4A pulse. <br> 0x0F: LED4B pulse. <br> $0 \times 10$ : any LED pulse. <br> $0 \times 11$ : in sleep state. <br> $0 \times 16$ : low frequency oscillator output. <br> $0 \times 17$ : 32 MHz oscillator output. <br> $0 \times 18$ : 32 MHz oscillator output divided by $32(1 \mathrm{MHz})$. <br> $0 \times 30$ : Time Slot A LED pulse. <br> $0 \times 31$ :Time Slot B LED pulse. <br> $0 \times 32$ : Time Slot C LED pulse. <br> $0 \times 33$ : Time Slot D LED pulse. <br> $0 \times 34$ :Time Slot E LED pulse. <br> $0 \times 35$ :Time Slot F LED pulse. <br> $0 \times 36$ : Time Slot G LED pulse. <br> 0x37: Time Slot H LED pulse. <br> $0 \times 38$ : Time Slot I LED pulse. <br> $0 \times 39$ : Time Slot J LED pulse. <br> $0 \times 3 \mathrm{~A}$ :Time Slot K LED pulse. <br> $0 \times 3 \mathrm{~B}$ : Time Slot L LED pulse. <br> $0 \times 3 \mathrm{~F}$ : any timeslot LED pulse. <br> $0 \times 40$ : Time Slot A modulation pulse. <br> $0 \times 41$ :Time Slot B modulation pulse. <br> $0 \times 42$ : Time Slot $C$ modulation pulse. <br> $0 \times 43$ : Time Slot D modulation pulse. <br> $0 \times 44$ : Time Slot E modulation pulse. <br> $0 \times 45$ : Time Slot F modulation pulse. <br> $0 \times 46$ : Time Slot G modulation pulse. <br> $0 \times 47$ : Time Slot H modulation pulse. <br> $0 \times 48$ : Time Slot I modulation pulse. <br> $0 \times 49$ : Time Slot J modulation pulse. <br> $0 \times 4 \mathrm{~A}$ : Time Slot K modulation pulse. <br> $0 \times 4 \mathrm{~B}$ : Time Slot $L$ modulation pulse. <br> $0 \times 4 \mathrm{~F}$ : any time slot modulation pulse. <br> $0 \times 50$ : output data cycle occurred in Time Slot A, which is useful when synchronizing an external device to a decimated data rate from the ADPD4000/ADPD4001. <br> $0 \times 51$ : output data cycle occurred in Time Slot B. $0 \times 52$ : output data cycle occurred in Time Slot C. <br> $0 \times 53$ : output data cycle occurred in Time Slot D. | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0x54: output data cycle occurred in Time Slot E. $0 \times 55$ : output data cycle occurred in Time Slot F. 0x56: output data cycle occurred in Time Slot G. $0 \times 57$ : output data cycle occurred in Time Slot H. 0x58: output data cycle occurred in Time Slot I. 0x59: output data cycle occurred in Time Slot J. $0 \times 5 \mathrm{~A}$ : output data cycle occurred in Time Slot K. $0 \times 5 B$ : output data cycle occurred in Time Slot L . $0 \times 5 \mathrm{~F}$ : output data cycle occurred in any time slot. |  |  |
|  |  | 7 | Reserved | Reserved. | 0x0 | R |
|  |  | [6:0] | GPIOOUTO | GPIOO output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
| 0x0024 | GPIO23 | 15 | Reserved | Reserved. | 0x0 | R |
|  |  | [14:8] | GPIOOUT3 | GPIO3 output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
|  |  | 7 | Reserved | Reserved. | 0x0 | R |
|  |  | [6:0] | GPIOOUT2 | GPIO2 output signal select. Options are identical to those described in GPIOOUT1. | 0x0 | R/W |
| 0x0025 | GPIO_IN | [15:4] | Reserved | Reserved. | 0x0 | R |
|  |  | [3:0] | GPIO_INPUT | GPIO input value (if enabled). Read back the value present on any GPIO enabled as an input. Bit 0 is GPIO1, Bit 1 is GPIO1, Bit 2 is GPIO2, and Bit 3 is GPIO3. | 0x0 | R |
| 0×0026 | GPIO_EXT | [15:8] | Reserved | Reserved. | 0x0 | R |
|  |  | 7 | TIMESTAMP_INV | Time stamp trigger invert. <br> 0 : time stamp trigger is rising edge. <br> 1: time stamp trigger is falling edge. | 0x0 | R/W |
|  |  | 6 | TIMESTAMP_ALWAYS_EN | Enable time stamp always on. When set, do not automatically clear CAPTURE_TIMESTAMP. This bit provides an always activated time stamp. | 0x0 | R/W |
|  |  | [5:4] | TIMESTAMP_GPIO | Time stamp GPIO select. 0x0: use GPIOO for time stamp (default). $0 \times 1$ : use GPIO1 for time stamp. $0 \times 2$ : use GPIO2 for time stamp. $0 \times 3$ : use GPIO3 for time stamp | 0x0 | R/W |
|  |  | 3 | Reserved | Reserved. | 0x0 | R/W |
|  |  | 2 | EXT_SYNC_EN | External sync enable. When enabled, use the GPIO selected by EXT_SYNC_GPIO to trigger samples rather than the period counter. | 0x0 | R/W |
|  |  | [1:0] | EXT_SYNC_GPIO | External synchronization GPIO select. 00: use GPIOO for external synchronization 01: use GPIO1 for external synchronization. 10: use GPIO2 for external synchronization. 11: use GPIO3 for external synchronization. | 0x0 | R/W |
| 0x00B4 | IO_ADJUST | [15:4] | Reserved | Set to 0x005. | 0x005 | R/W |
|  |  | [3:2] | SPI_SLEW | Slew control for SPI pins. 0 : slowest. <br> 1: slow. <br> 10: fastest. <br> 11: fast. | 0x0 | R/W |
|  |  | [1:0] | SPI_DRV | Drive control for SPI pins. 0 : medium. <br> 1: weak. <br> 10: strong. <br> 11: strong. | 0x0 | R/W |

## ADPD4000/ADPD4001

## TIME SLOT CONFIGURATION REGISTERS

Table 32. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access <br> R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0100 | TS_CTRL_A | 15 | Reserved | Reserved. | 0x0 |  |
| $0 \times 0120$ $0 \times 0140$ $0 \times 0160$ | TS_CTRL_B <br> TS_CTRL_C <br> TS_CTRL_D <br> TS_CTRL_E <br> TS_CTRL_F <br> TS_CTRL_G <br> TS_CTRL_H <br> TS_CTRL_I <br> TS_CTRL_J <br> TS_CTRL_K <br> TS_CTRL_L | 14 | CH2_EN_x | Channel 2 enable. <br> 0 : Channel 2 disabled. <br> 1: Channel 2 enabled. | 0x0 | R/W |
| $0 \times 0180$ $0 \times 0140$ $0 \times 01 \mathrm{C}$ $0 \times 01 \mathrm{E}$ |  | [13:12] | SAMPLE_TYPE_x | Time Slot x sampling type. <br> 00: standard sampling modes. <br> 01: one-region digital integration mode. <br> 10: two-region digital integration mode. <br> 11: impulse response mode. | 0x0 | R/W |
| $0 \times 0220$ $0 \times 0240$ 0x0260 |  | [11:10] | INPUT_R_SELECT_x | Input resistor (Rin) select. 00: $500 \Omega$. <br> 01: $6.25 \mathrm{k} \Omega$. <br> 10: reserved. <br> 11: reserved. | 0x0 | R/W |
|  |  | [9:0] | TIMESLOT_OFFSET_x | Time Slot x offset in $64 \times$ number of 1 MHz low frequency oscillator cycles or $2 \times$ number of 32 kHz low frequency oscillator cycles. | 0x0 | R/W |
| $0 \times 0101$ $0 \times 0121$ $0 \times 0141$ | TS_PATH_A | [15:12] | PRE_WIDTH_x | Preconditioning duration for Time Slot x. This value is in $2 \mu \mathrm{~s}$ increments. A value of 0 skips the preconditioning state. Default is $8 \mu \mathrm{~s}$. | 0x4 | R/W |
| $0 \times 0161$ | TS_PATH_D | [11:9] | Reserved | Write 0x0. | 0x0 | R |
| $0 \times 0181$ <br> 0x01A1 <br> $0 \times 01 \mathrm{C1}$ <br> $0 \times 01 \mathrm{E} 1$ <br> 0x0201 <br> $0 \times 0221$ <br> $0 \times 0241$ <br> $0 \times 0261$ | TS_PATH_E TS_PATH_F TS_PATH_G TS_PATH_H TS_PATH_I TS_PATH_J TS_PATH_K TS_PATH_L | [8:0] | AFE_PATH_CFG_x | Signal path selection. 0x1DA:TIA, BPF, integrator, and ADC. 0x0E6: TIA, integrator, and ADC. 0x106: TIA and ADC. 0x101: ADC. $0 \times 0 E 1$ : buffer and ADC. | 0x1DA | R/W |
| $0 \times 0102$ $0 \times 0122$ $0 \times 0142$ $0 \times 0162$ $0 \times 0182$ $0 \times 0142$ $0 \times 01 C 2$ $0 \times 01 E 2$ $0 \times 0202$ $0 \times 0222$ $0 \times 0242$ $0 \times 0262$ | INPUTS_A INPUTS_B INPUTS_C INPUTS_D INPUTS_E INPUTS_F INPUTS_G INPUTS_H INPUTS_I INPUTS_J INPUTS_K INPUTS_L | [15:12] | INP78_x | IN7 and IN8 input pair enable. 0000: input pair disabled. IN7 and IN8 disconnected. 0001: IN7 connected to Channel 1. IN8 disconnected. 0010: IN7 connected to Channel 2. IN8 disconnected. 0011: IN7 disconnected. IN8 connected to Channel 1. 0100: IN7 disconnected. IN8 connected to Channel 2. 0101: IN7 connected to Channel 1. IN8 connected to Channel 2. 0110: IN7 connected to Channel 2. IN8 connected to Channel 1. 0111: IN7 and IN8 connected to Channel 1. Single-ended or differentially based on PAIR78. 1000: IN7 and IN8 connected to Channel 2. Single-ended or differentially based on PAIR78. | 0x0 | R/W |
|  |  | [11:8] | INP56_x | IN5 and IN6 input pair enable. 0000: input pair disabled. IN5 and IN6 disconnected. 0001: IN5 connected to Channel 1. IN6 disconnected. 0010: IN5 connected to Channel 2. IN6 disconnected. 0011: IN5 disconnected. IN6 connected to Channel 1. 0100: IN5 disconnected. IN6 connected to Channel 2. 0101: IN5 connected to Channel 1. IN6 connected to Channel 2. | 0x0 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0110: IN5 connected to Channel 2. IN6 connected to Channel 1. 0111: IN5 and IN6 connected to Channel 1. Single-ended or differentially based on PAIR56. <br> 1000: IN5 and IN6 connected to Channel 2. Single-ended or differentially based on PAIR56. |  |  |
|  |  | [7:4] | INP34_x | IN3 and IN4 input pair enable. 0000: input pair disabled. IN3 and IN4 disconnected. 0001: IN3 connected to Channel 1. IN4 disconnected. 0010: IN3 connected to Channel 2. IN4 disconnected. 0011: IN3 disconnected. IN4 connected to Channel 1. 0100: IN3 disconnected. IN4 connected to Channel 2. 0101: IN3 connected to Channel 1. IN4 connected to Channel 2. 0110: IN3 connected to Channel 2. IN4 connected to Channel 1. 0111: IN3 and IN4 connected to Channel 1. Single-ended or differentially based on PAIR34. <br> 1000: IN3 and IN4 connected to Channel. Single-ended or differentially based on PAIR34. | 0x0 | R/W |
|  |  | [3:0] | INP12_x | IN1 and IN2 input pair enable. 0000: input pair disabled. IN1 and IN2 disconnected. 0001: IN1 connected to Channel 1. IN2 disconnected. 0010: IN1 connected to Channel 2. IN2 disconnected. 0011: IN1 disconnected. IN2 connected to Channel 1. 0100: IN1 disconnected. IN2 connected to Channel 2. 0101: IN1 connected to Channel 1. IN2 connected to Channel 2. 0110: IN1 connected to Channel 2. IN2 connected to Channel 1. 0111: IN1 and IN2 connected to Channel 1. Single-ended or differentially based on PAIR12. <br> 1000: IN1 and IN2 connected to Channel 2. Single-ended or differentially based on PAIR12. | 0x0 | R/W |
| 0x0103 | CATHODE_B [14:12] <br>   <br> CATHODE_C  <br> CATHODE_D  <br> CATHODE_E  <br> CATHODE_F  <br> CATH  <br> CATHODE_G  <br> CATHODE_H  <br> CATHODE_I  <br> CATHODE_J  <br>   <br>   <br>   |  | Reserved | Reserved. | 0x0 | R |
| $\begin{aligned} & 0 \times 0123 \\ & 0 \times 0143 \\ & 0 \times 0163 \\ & 0 \times 0183 \\ & 0 \times 01 \mathrm{A3} \\ & 0 \times 01 \mathrm{C} 3 \\ & 0 \times 01 \mathrm{E} \\ & 0 \times 0203 \\ & 0 \times 0223 \end{aligned}$ |  |  | PRECON_x | Precondition value for enabled inputs during Time Slot x . 000: float input(s). <br> 001: precondition to VC1. <br> 010: precondition to VC2. <br> 011: precondition to Vicm. Used when inputs are configured differentially. <br> 100: precondition with TIA input. <br> 101: precondition with TIA_VREF. <br> 110: precondition by shorting differential pair. | 0x0 | R/W |
| $\begin{aligned} & 0 \times 0243 \\ & 0 \times 0263 \end{aligned}$ | CATHODE_K CATHODE_L | [11:10] | VC2_PULSE_x | VC2 pulse control for Time Slot x . 00: no pulsing. 01: alternate VC2 on each subsequent Time Slot $x$. 10: pulse to alternate value specified in VC2_ALT_x using modulation pulse. | 0x0 | R/W |
|  |  | [9:8] | VC2_ALT_x | VC2 alternate pulsed state for Time Slot x . 00: $\mathrm{V}_{\mathrm{DD}}$. <br> 01:TIA_VREF. <br> 10: TIA_VREF + 250 mV . <br> 11: GND. | 0x0 | R/W |
|  |  | [7:6] | VC2_SEL_x | VC2 active state for Time Slot x . 00: VDD. <br> 01:TIA_VREF. <br> 10: TIA_VREF + 250 mV . <br> 11:GND. | 0x0 | R/W |

## ADPD4000/ADPD4001



| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x010D 0x012D $0 \times 014 \mathrm{D}$ | PATTERN_A PATTERN_B PATTERN_C | [15:12] | LED_DISABLE_x | Four-pulse LED disable pattern. Set to 1 to disable the LED pulse in the matching position in a group of four pulses. The LSB maps to the first pulse. | 0x0 | R/W |
| 0x016D 0x018D $0 \times 01 \mathrm{AD}$ | PATTERN_D PATTERN_E PATTERN_F | [11:8] | MOD_DISABLE_x | Four-pulse modulation disable pattern. Set to 1 to disable the modulation pulse in the matching position in a group of four pulses. The LSB maps to the first pulse. | 0x0 | R/W |
|  | PATTERN_G <br> PATTERN_H <br> PATTERN_I | [7:4] | SUBTRACT_x | Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse. | 0x0 | R/W |
| $\begin{aligned} & 0 x 022 \mathrm{D} \\ & 0 \times 024 \mathrm{D} \\ & 0 \times 026 \mathrm{D} \end{aligned}$ | PATTERN_J PATTERN_K PATTERN_L | [3:0] | REVERSE_INTEG_x | Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive/negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse. | 0x0 | R/W |
| $0 \times 0110$ $0 \times 0130$ $0 \times 0150$ | DATA_FORMAT_A DATA_FORMAT_B DATA FORMAT C | [15:11] | DARK_SHIFT_x | Number of bits to shift the dark data to the right before writing to the FIFO for Time Slot $x$. Selectable between 0 bits and 32 bits. | 0x0 | R/W |
| 0x0170 | DATA_FORMAT_D DATA_FORMAT_E | [10:8] | DARK_SIZE_x | Number of bytes of dark data to be written to the FIFO for Time Slot $x$. Selectable between 0 bytes and four bytes. | 0x0 | R/W |
| 0x01B0 0x01D0 $0 \times 01$ F0 | DATA_FORMAT_F DATA_FORMAT_G DATA FORMAT_H | [7:3] | SIGNAL_SHIFT_x | Number of bits to shift the signal data to the right before writing to the FIFO for Time Slot $x$. Selectable between 0 bits and 32 bits. | 0x0 | R/W |
| $\begin{aligned} & 0 \times 0210 \\ & 0 \times 0230 \\ & 0 \times 0250 \\ & 0 \times 0270 \\ & \hline \end{aligned}$ | DATA_FORMAT_I DATA_FORMAT_J DATA_FORMAT_K DATA_FORMAT_L | [2:0] | SIGNAL_SIZE_x | Number of bytes of signal data to be written to the FIFO for Time Slot $x$. Selectable between 0 bytes and four bytes. | 0x3 | R/W |
| $0 \times 0112$ | DECIMATE_A | [15:11] | Reserved | Write 0x0. | 0x0 | R |
| 0x0132 | DECIMATE_B | [10:4] | DECIMATE_FACTOR_x | Decimate sample divider. Output data rate is sample rate $\div$ (DECIMATE_FACTOR_x + 1). Decimate by 1 to 128. | 0x0 | R/W |
| $\begin{aligned} & 0 \times 0172 \\ & 0 \times 0192 \\ & 0 \times 01 B 2 \\ & 0 \times 01 \mathrm{D} 2 \\ & 0 \times 01 F 2 \\ & 0 \times 0212 \\ & 0 \times 0232 \\ & 0 \times 0252 \\ & 0 \times 0272 \end{aligned}$ | DECIMATE_D DECIMATE_E DECIMATE_F DECIMATE_G DECIMATE_H DECIMATE_I DECIMATE_J DECIMATE_K DECIMATE_L | [3:0] | DECIMATE_TYPE_x | Decimation type select. 0 : block sum, CIC first order. 1: signal uses CIC second order. 10: signal uses CIC third order. 11: signal uses CIC fourth order. 100: reserved. | 0x0 | R/W |

## ADPD4000/ADPD4001

## AFE TIMING SETUP REGISTERS

Table 33. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 0 \times 0107 \\ & 0 \times 0127 \\ & 0 \times 0147 \\ & 0 \times 0167 \end{aligned}$ | COUNTS_A COUNTS_B COUNTS_C COUNTS_D | [15:8] | NUM_INT_x | Number of ADC cycles or acquisition width. Number of analog integration cycles per ADC conversion or the acquisition width for digital integration and impulse mode. A setting of 0 is not allowed. | 0x1 | R/W |
| $\begin{aligned} & 0 \times 0187 \\ & 0 \times 01 \mathrm{A7} \\ & 0 \times 01 \mathrm{C7} \\ & 0 \times 01 \mathrm{E7} \\ & 0 \times 0207 \\ & 0 \times 0227 \\ & 0 \times 0247 \\ & 0 \times 0267 \end{aligned}$ | COUNTS_E <br> COUNTS_F <br> COUNTS_G <br> COUNTS_H <br> COUNTS_I <br> COUNTS_J <br> COUNTS_K <br> COUNTS_L | [7:0] | NUM_REPEAT_x | Number of sequence repeats. Total number of pulses $=$ NUM_INT_x $\times$ NUM_REPEAT_x. A setting of 0 is not allowed. | 0x1 | R/W |
| $0 \times 0108$ | PERIOD_A | [15:14] | Reserved | Reserved. | 0x0 | R |
| $0 \times 0128$ <br> $0 \times 0148$ <br> 0x0168 <br> $0 \times 0188$ <br> 0x01A8 <br> $0 \times 01 \mathrm{C} 8$ <br> 0x01E8 <br> $0 \times 0208$ | PERIOD_B <br> PERIOD_C <br> PERIOD_D <br> PERIOD_E <br> PERIOD_F <br> PERIOD_G <br> PERIOD_H <br> PERIOD_I | [13:12] | MOD_TYPE_x | Modulation connection type. <br> 00: TIA is continuously connected to input after precondition. No connection modulation. <br> 01: float type operation. Pulse connection from input to TIA with modulation pulse, floating between pulses. <br> 10: nonfloat type connection modulation. Pulse connection from input to TIA. Connect to precondition value between pulses. | 0x0 | R/W |
| 0x0228 | PERIOD_J | [11:10] | Reserved | Reserved. | 0x0 | R |
| $\begin{aligned} & 0 \times 0248 \\ & 0 \times 0268 \end{aligned}$ | PERIOD_K PERIOD_L | [9:0] | MIN_PERIOD_x | Minimum period for pulse repetition in $\mu \mathrm{s}$. Override for the automatically calculated period. Used in float type operations to set the float time of second and subsequent floats using the formula: Float Time $=$ MIN_PERIOD_x - MOD_WIDTH_x. | 0x0 | R/W |
| $\begin{aligned} & \hline 0 \times 010 \mathrm{~A} \\ & 0 \times 012 \mathrm{~A} \\ & 0 \times 014 \mathrm{~A} \end{aligned}$ | INTEG_SETUP_A <br> INTEG_SETUP_B <br> INTEG_SETUP_C | 15 | SINGLE_INTEG_x | Use single integrator pulse 0 : use both generated integrator clocks. <br> 1: skip the second integrator clock. | 0x0 | R/W |
| $\begin{aligned} & 0 \times 016 \mathrm{~A} \\ & 0 \times 018 \mathrm{~A} \\ & 0 \times 01 \mathrm{AA} \\ & 0 \times 01 \mathrm{CA} \\ & 0 \times 01 \mathrm{EA} \end{aligned}$ | INTEG_SETUP_D <br> INTEG_SETUP_E INTEG_SETUP_F INTEG_SETUP_G INTEG_SETUP_H | [14:12] | CH2_AMP_DISABLE_x | Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot $x$. <br> 0: TIA. <br> 1: band-pass filter. <br> 2: integrator. | 0x0 | R/W |
| 0x020A | INTEG_SETUP_I | 11 | AFE_INT_C_BUF_x | Set to 1 to configure the integrator as a buffer in Time Slot x . | 0x0 | R/W |
|  | INTEG_SETUP_J <br> INTEG_SETUP_K <br> INTEG_SETUP_L | [10:8] | CH1_AMP_DISABLE_x | Amplifier disables for power control. Set the appropriate bit to disable the Channel 1 amplifier in Time Slot $x$. <br> 0: TIA. <br> 1: band-pass filter. <br> 2: integrator. | 0x0 | R/W |
|  |  | [7:6] | ADC_COUNT_x | ADC conversions per pulse. Number of conversions = ADC_COUNT + 1 . | 0x0 | R/W |
|  |  | 5 | Reserved | Reserved. | 0x0 | R |
|  |  | [4:0] | INTEG_WIDTH_A | Integrator clock width in $\mu \mathrm{s}$. | 0x3 | R/W |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x010B | INTEG_OS_A | [15:13] | Reserved | Reserved. | 0x0 | R |
| $0 \times 012 \mathrm{~B}$ $0 \times 014 \mathrm{~B}$ | INTEG_OS_B INTEG_OS C | [12:8] | INTEG_FINE_OFFSET_x | Integrator clock fine offset for Time Slot x in 31.25 ns increments per LSB. | 0x14 | R/W |
| 0x014B | INTEG_OS_C |  |  | increments per LSB. |  |  |
| 0x016B | INTEG_OS_D | [7:0] | INTEG_OFFSET_x | Integrator clock coarse offset for Time Slot x in $1 \mu$ increments | 0x10 | R/W |
| 0x018B | INTEG_OS_E |  |  |  |  |  |
| 0x01AB | INTEG_OS_F |  |  |  |  |  |
| 0x01CB | INTEG_OS_G |  |  |  |  |  |
| 0x01EB | INTEG_OS_H |  |  |  |  |  |
| 0x020B | INTEG_OS_I |  |  |  |  |  |
| 0x022B | INTEG_OS_J |  |  |  |  |  |
| 0x024B | INTEG_OS_K |  |  |  |  |  |
| 0x026B | INTEG_OS_L |  |  |  |  |  |
| 0x010C | MOD_PULSE_A | [15:8] | MOD_WIDTH_x | Modulation pulse width for Time Slot x in $\mu \mathrm{s} .0=$ disable. | 0x1 | R/W |
| 0x012C | MOD_PULSE_B | [7:0] | MOD_OFFSET_x | Modulation pulse offset for Time Slot x in $\mu$ s. | $0 \times 0$ | R/W |
| 0x014C | MOD_PULSE_C |  |  |  |  |  |
| 0x016C | MOD_PULSE_D |  |  |  |  |  |
| 0x018C | MOD_PULSE_E |  |  |  |  |  |
| 0x01AC | MOD_PULSE_F |  |  |  |  |  |
| 0x01CC | MOD_PULSE_G |  |  |  |  |  |
| 0x01EC | MOD_PULSE_H |  |  |  |  |  |
| 0x020C | MOD_PULSE_I |  |  |  |  |  |
| 0x022C | MOD_PULSE_J |  |  |  |  |  |
| 0x024C | MOD_PULSE_K |  |  |  |  |  |
| 0x026C | MOD_PULSE_L |  |  |  |  |  |
| $0 \times 0113$ | DIGINT_LIT_A | [15:9] | Reserved | Reserved. | 0x0 | R |
| 0x0133 | DIGINT_LIT_B | [8:0] | LIT_OFFSET_x | Digital integration mode, acquisition window lit offset in $\mu$ s for | 0x26 | R/W |
| 0x0153 | DIGINT_LIT_C |  |  | Time Slot x. Also, impulse response mode offset. |  |  |
| $0 \times 0173$ | DIGINT_LIT_D |  |  |  |  |  |
| 0x0193 | DIGINT_LIT_E |  |  |  |  |  |
| 0x01B3 | DIGINT_LIT_F |  |  |  |  |  |
| 0x01D3 | DIGINT_LIT_G |  |  |  |  |  |
| 0x01F3 | DIGINT_LIT_H |  |  |  |  |  |
| $0 \times 0213$ | DIGINT_LIT_I |  |  |  |  |  |
| 0x0233 | DIGINT_LIT_J |  |  |  |  |  |
| 0x0253 | DIGINT_LIT_K |  |  |  |  |  |
| 0x0273 | DIGINT_LIT_L |  |  |  |  |  |
| 0x0114 | DIGINT_DARK_A | [15:7] | DARK2_OFFSET_x | Digital integration mode, acquisition window Dark Offset 2 for | 0x046 | R/W |
| 0x0134 | DIGINT_DARK_B |  |  | Time Slot x in $\mu \mathrm{s}$. |  |  |
| 0x0154 | DIGINT_DARK_C | [6:0] | DARK1_OFFSET_x | Digital integration mode, acquisition window Dark Offset 1 for | 0x6 | R/W |
| 0x0174 | DIGINT_DARK_D |  |  | Time Slot x in $\mu \mathrm{s}$. |  |  |
| 0x0194 | DIGINT_DARK_E |  |  |  |  |  |
| 0x01B4 | DIGINT_DARK_F |  |  |  |  |  |
| 0x01D4 | DIGINT_DARK_G |  |  |  |  |  |
| 0x01F4 | DIGINT_DARK_H |  |  |  |  |  |
| 0x0214 | DIGINT_DARK_I |  |  |  |  |  |
| 0x0234 | DIGINT_DARK_J |  |  |  |  |  |
| 0x0254 | DIGINT_DARK_K |  |  |  |  |  |
| 0x0274 | DIGINT_DARK_L |  |  |  |  |  |

## ADPD4000/ADPD4001

## LED CONTROL AND TIMING REGISTERS

Table 34. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0105 | LED_POW12_A | 15 | LED_DRIVESIDE2_x | LED output select for LED2x. 0 : drive LED on Output LED2A. <br> 1: drive LED on Output LED2B. | 0x0 | R/W |
| 0x0125 | LED_POW12_B |  |  |  |  |  |
| 0x0145 | LED_POW12_C |  |  |  |  |  |
| 0x0165 | LED_POW12_D | [14:8] | LED_CURRENT2_x | LED current setting for LED2A or LED2B output. Set to 0 to disable. Output current varies monotonically from 2 mA to 200 mA for values between $0 \times 01$ and $0 \times 7 \mathrm{~F}$. | 0x0 | R/W |
| 0x0185 | LED_POW12_E |  |  |  |  |  |
| 0x01A5 | LED_POW12_F |  |  |  |  |  |
| 0x01C5 | LED_POW12_G | 7 | LED_DRIVESIDE1_x | LED output select for LED1x. <br> 0 : drive LED on Output LED1A. <br> 1: drive LED on Output LED1B. | 0x0 | R/W |
| 0x01E5 | LED_POW12_H |  |  |  |  |  |
| 0x0205 | LED_POW12_I |  |  |  |  |  |
| 0x0225 | LED_POW12_J | [6:0] | LED_CURRENT1_x | LED current setting for LED1A or LED1B output. Set to 0 to disable. Output current varies monotonically from 2 mA to 200 mA for values between $0 \times 01$ and $0 \times 7 \mathrm{~F}$. | 0x0 | R/W |
| 0x0245 | LED_POW12_K |  |  |  |  |  |
| 0x0265 | LED_POW12_L |  |  |  |  |  |
| 0x0106 | LED_POW34_A | 15 | LED_DRIVESIDE4_x | LED output select for LED4x. 0 : drive LED on Output LED4A. 1: drive LED on Output LED4B. | 0x0 | R/W |
| 0x0126 | LED_POW34_B |  |  |  |  |  |
| 0x0146 | LED_POW34_C |  |  |  |  |  |
| 0x0166 | LED_POW34_D | [14:8] | LED_CURRENT4_x | LED current setting for LED4A or LED4B output. Set to 0 to disable. Output current varies monotonically from 2 mA to 200 mA for values between $0 \times 01$ and $0 \times 7 \mathrm{~F}$. | 0x0 | R/W |
| 0x0186 | LED_POW34_E |  |  |  |  |  |
| 0x01A6 | LED_POW34_F |  |  |  |  |  |
| 0x01C6 | LED_POW34_G | 7 | LED_DRIVESIDE3_x | LED output select for LED3x. <br> 0 : drive LED on Output LED3A. <br> 1: drive LED on Output LED3B. | 0x0 | R/W |
| 0x01E6 | LED_POW34_H |  |  |  |  |  |
| 0x0206 | LED_POW34_I |  |  |  |  |  |
| 0x0226 | LED_POW34_J | [6:0] | LED_CURRENT3_x | LED current setting for LED3A or LED3B output. Set to 0 to disable. Output current varies monotonically from 2 mA to 200 mA for values between $0 \times 01$ and $0 \times 7 F$. | 0x0 | R/W |
| 0x0246 | LED_POW34_K |  |  |  |  |  |
| 0x0266 | LED_POW34_L |  |  |  |  |  |
| 0x0109 | LED_PULSE_A | [15:8] | LED_WIDTH_x | LED pulse width in $\mu \mathrm{s}$. | 0x2 | R/W |
| 0x0129 | LED_PULSE_B | [7:0] | LED_OFFSET_x | LED pulse offset in $\mu \mathrm{s}$. Set to a minimum of $25 \mu \mathrm{~s}$ (0x19). | 0x10 | R/W |
| 0x0149 | LED_PULSE_C |  |  |  |  |  |
| 0x0169 | LED_PULSE_D |  |  |  |  |  |
| 0x0189 | LED_PULSE_E |  |  |  |  |  |
| 0x01A9 | LED_PULSE_F |  |  |  |  |  |
| 0x01C9 | LED_PULSE_G |  |  |  |  |  |
| 0x01E9 | LED_PULSE_H |  |  |  |  |  |
| 0x0209 | LED_PULSE_I |  |  |  |  |  |
| 0x0229 | LED_PULSE_J |  |  |  |  |  |
| 0x0249 | LED_PULSE_K |  |  |  |  |  |
| 0x0269 | LED_PULSE_L |  |  |  |  |  |

## ADC OFFSET REGISTERS

Table 35. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x010E | ADC_OFF1_A | [15:14] | Reserved | Reserved. | 0x0 | R |
| 0x012E | ADC_OFF1_B | [13:0] | CH1_ADC_ADJUST_x | Adjustment to ADC value. This value is subtracted from the ADC | 0x0 | R/W |
| 0x014E | ADC_OFF1_C |  |  | value for Channel 1 in Time Slot $x$. |  |  |
| 0x016E | ADC_OFF1_D |  |  |  |  |  |
| 0x018E | ADC_OFF1_E |  |  |  |  |  |
| 0x01AE | ADC_OFF1_F |  |  |  |  |  |
| 0x01CE | ADC_OFF1_G |  |  |  |  |  |
| 0x01EE | ADC_OFF1_H |  |  |  |  |  |
| 0x020E | ADC_OFF1_I |  |  |  |  |  |
| 0x022E | ADC_OFF1_J |  |  |  |  |  |
| 0x024E | ADC_OFF1_K |  |  |  |  |  |
| 0x026E | ADC_OFF1_L |  |  |  |  |  |
| 0x010F | ADC_OFF2_A | 15 | ZERO_ADJUST_x |  | 0x0 | R/W |
| 0x012F | ADC_OFF2_B | 14 | Reserved | Reserved. |  |  |
| 0x014F | ADC_OFF2_C | [13:0] | CH2_ADC_ADJUST_x | Adjustment to ADC value. This value is subtracted from the ADC | 0x0 | R/W |
| 0x016F | ADC_OFF2_D |  |  | value for Channel 2 in Time Slot x . |  |  |
| 0x018F | ADC_OFF2_E |  |  |  |  |  |
| 0x01AF | ADC_OFF2_F |  |  |  |  |  |
| 0x01CF | ADC_OFF2_G |  |  |  |  |  |
| 0x01EF | ADC_OFF2_H |  |  |  |  |  |
| 0x020F | ADC_OFF2_I |  |  |  |  |  |
| 0x022F | ADC_OFF2_J |  |  |  |  |  |
| 0x024F | ADC_OFF2_K |  |  |  |  |  |
| 0x026F | ADC_OFF2_L |  |  |  |  |  |

## OUTPUT DATA REGISTERS

Table 36. Register Details

| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x002F | FIFO_DATA | [15:0] | FIFO_DATA | FIFO data port | 0x0 | R |
| 0x0030 | SIGNAL1_L_A | [15:0] | SIGNAL1_L_A | Signal Channel 1 lower half Time Slot A | 0x0 | R |
| 0x0031 | SIGNAL1_H_A | [15:0] | SIGNAL1_H_A | Signal Channel 1 upper half Time Slot A | 0x0 | R |
| 0x0032 | SIGNAL2_L_A | [15:0] | SIGNAL2_L_A | Signal Channel 2 lower half Time Slot A | 0x0 | R |
| 0x0033 | SIGNAL2_H_A | [15:0] | SIGNAL2_H_A | Signal Channel 2 upper half Time Slot A | 0x0 | R |
| 0x0034 | DARK1_L_A | [15:0] | DARK1_L_A | Dark Channel 1 value lower half Time Slot A | 0x0 | R |
| 0x0035 | DARK1_H_A | [15:0] | DARK1_H_A | Dark Channel 1 value upper half Time Slot A | 0x0 | R |
| 0x0036 | DARK2_L_A | [15:0] | DARK2_L_A | Dark Channel 2 value lower half Time Slot A | 0x0 | R |
| 0x0037 | DARK2_H_A | [15:0] | DARK2_H_A | Dark Channel 2 value upper half Time Slot A | 0x0 | R |
| 0x0038 | SIGNAL1_L_B | [15:0] | SIGNAL1_L_B | Signal Channel 1 lower half Time Slot B | 0x0 | R |
| 0x0039 | SIGNAL1_H_B | [15:0] | SIGNAL1_H_B | Signal Channel 1 upper half Time Slot B | 0x0 | R |
| 0x003A | SIGNAL2_L_B | [15:0] | SIGNAL2_L_B | Signal Channel 2 lower half Time Slot B | 0x0 | R |
| 0x003B | SIGNAL2_H_B | [15:0] | SIGNAL2_H_B | Signal Channel 2 upper half Time Slot B | 0x0 | R |
| 0x003C | DARK1_L_B | [15:0] | DARK1_L_B | Dark Channel 1 value lower half Time Slot B | 0x0 | R |
| 0x003D | DARK1_H_B | [15:0] | DARK1_H_B | Dark Channel 1 value upper half Time Slot B | 0x0 | R |
| 0x003E | DARK2_L_B | [15:0] | DARK2_L_B | Dark Channel 2 value lower half Time Slot B | 0x0 | R |
| 0x003F | DARK2_H_B | [15:0] | DARK2_H_B | Dark Channel 2 value upper half Time Slot B | 0x0 | R |
| 0x0040 | SIGNAL1_L_C | [15:0] | SIGNAL1_L_C | Signal Channel 1 lower half Time Slot C | 0x0 | R |
| 0x0041 | SIGNAL1_H_C | [15:0] | SIGNAL1_H_C | Signal Channel 1 upper half Time Slot C | 0x0 | R |
| 0x0042 | SIGNAL2_L_C | [15:0] | SIGNAL2_L_C | Signal Channel 2 lower half Time Slot C | 0x0 | R |
| 0x0043 | SIGNAL2_H_C | [15:0] | SIGNAL2_H_C | Signal Channel 2 upper half Time Slot C | 0x0 | R |
| 0x0044 | DARK1_L_C | [15:0] | DARK1_L_C | Dark Channel 1 value lower half Time Slot C | 0x0 | R |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0045 | DARK1_H_C | [15:0] | DARK1_H_C | Dark Channel 1 value upper half Time Slot C | 0x0 | R |
| 0x0046 | DARK2_L_C | [15:0] | DARK2_L_C | Dark Channel 2 value lower half Time Slot C | 0x0 | R |
| 0x0047 | DARK2_H_C | [15:0] | DARK2_H_C | Dark Channel 2 value upper half Time Slot C | 0x0 | R |
| 0x0048 | SIGNAL1_L_D | [15:0] | SIGNAL1_L_D | Signal Channel 1 lower half Time Slot D | 0x0 | R |
| 0x0049 | SIGNAL1_H_D | [15:0] | SIGNAL1_H_D | Signal Channel 1 upper half Time Slot D | 0x0 | R |
| 0x004A | SIGNAL2_L_D | [15:0] | SIGNAL2_L_D | Signal Channel 2 lower half Time Slot D | 0x0 | R |
| 0x004B | SIGNAL2_H_D | [15:0] | SIGNAL2_H_D | Signal Channel 2 upper half Time Slot D | 0x0 | R |
| 0x004C | DARK1_L_D | [15:0] | DARK1_L_D | Dark Channel 1 value lower half Time Slot D | 0x0 | R |
| 0x004D | DARK1_H_D | [15:0] | DARK1_H_D | Dark Channel 1 value upper half Time Slot D | 0x0 | R |
| 0x004E | DARK2_L_D | [15:0] | DARK2_L_D | Dark Channel 2 value lower half Time Slot D | 0x0 | R |
| 0x004F | DARK2_H_D | [15:0] | DARK2_H_D | Dark Channel 2 value upper half Time Slot D | 0x0 | R |
| 0x0050 | SIGNAL1_L_E | [15:0] | SIGNAL1_L_E | Signal Channel 1 lower half Time Slot E | 0x0 | R |
| 0x0051 | SIGNAL1_H_E | [15:0] | SIGNAL1_H_E | Signal Channel 1 upper half Time Slot E | 0x0 | R |
| 0x0052 | SIGNAL2_L_E | [15:0] | SIGNAL2_L_E | Signal Channel 2 lower half Time Slot E | 0x0 | R |
| 0x0053 | SIGNAL2_H_E | [15:0] | SIGNAL2_H_E | Signal Channel 2 upper half Time Slot E | 0x0 | R |
| 0x0054 | DARK1_L_E | [15:0] | DARK1_L_E | Dark Channel 1 value lower half Time Slot E | 0x0 | R |
| 0x0055 | DARK1_H_E | [15:0] | DARK1_H_E | Dark Channel 1 value upper half Time Slot E | 0x0 | R |
| 0x0056 | DARK2_L_E | [15:0] | DARK2_L_E | Dark Channel 2 value lower half Time Slot E | 0x0 | R |
| 0x0057 | DARK2_H_E | [15:0] | DARK2_H_E | Dark Channel 2 value upper half Time Slot E | 0x0 | R |
| 0x0058 | SIGNAL1_L_F | [15:0] | SIGNAL1_L_F | Signal Channel 1 lower half Time Slot F | 0x0 | R |
| 0x0059 | SIGNAL1_H_F | [15:0] | SIGNAL1_H_F | Signal Channel 1 upper half Time Slot F | 0x0 | R |
| 0x005A | SIGNAL2_L_F | [15:0] | SIGNAL2_L_F | Signal Channel 2 lower half Time Slot F | 0x0 | R |
| 0x005B | SIGNAL2_H_F | [15:0] | SIGNAL2_H_F | Signal Channel 2 upper half Time Slot F | 0x0 | R |
| 0x005C | DARK1_L_F | [15:0] | DARK1_L_F | Dark Channel 1 value lower half Time Slot F | 0x0 | R |
| 0x005D | DARK1_H_F | [15:0] | DARK1_H_F | Dark Channel 1 value upper half Time Slot F | 0x0 | R |
| 0x005E | DARK2_L_F | [15:0] | DARK2_L_F | Dark Channel 2 value lower half Time Slot F | 0x0 | R |
| 0x005F | DARK2_H_F | [15:0] | DARK2_H_F | Dark Channel 2 value upper half Time Slot F | 0x0 | R |
| 0x0060 | SIGNAL1_L_G | [15:0] | SIGNAL1_L_G | Signal Channel 1 lower half Time Slot G | 0x0 | R |
| 0x0061 | SIGNAL1_H_G | [15:0] | SIGNAL1_H_G | Signal Channel 1 upper half Time Slot G | 0x0 | R |
| 0x0062 | SIGNAL2_L_G | [15:0] | SIGNAL2_L_G | Signal Channel 2 lower half Time Slot G | 0x0 | R |
| 0x0063 | SIGNAL2_H_G | [15:0] | SIGNAL2_H_G | Signal Channel 2 upper half Time Slot G | 0x0 | R |
| 0x0064 | DARK1_L_G | [15:0] | DARK1_L_G | Dark Channel 1 value lower half Time Slot G | 0x0 | R |
| 0x0065 | DARK1_H_G | [15:0] | DARK1_H_G | Dark Channel 1 value upper half Time Slot G | 0x0 | R |
| 0x0066 | DARK2_L_G | [15:0] | DARK2_L_G | Dark Channel 2 value lower half Time Slot G | 0x0 | R |
| 0x0067 | DARK2_H_G | [15:0] | DARK2_H_G | Dark Channel 2 value upper half Time Slot G | 0x0 | R |
| 0x0068 | SIGNAL1_L_H | [15:0] | SIGNAL1_L_H | Signal Channel 1 lower half Time Slot H | 0x0 | R |
| 0x0069 | SIGNAL1_H_H | [15:0] | SIGNAL1_H_H | Signal Channel 1 upper half Time Slot H | 0x0 | R |
| 0x006A | SIGNAL2_L_H | [15:0] | SIGNAL2_L_H | Signal Channel 2 lower half Time Slot H | 0x0 | R |
| 0x006B | SIGNAL2_H_H | [15:0] | SIGNAL2_H_H | Signal Channel 2 upper half Time Slot H | 0x0 | R |
| 0x006C | DARK1_L_H | [15:0] | DARK1_L_H | Dark Channel 1 value lower half Time Slot H | 0x0 | R |
| 0x006D | DARK1_H_H | [15:0] | DARK1_H_H | Dark Channel 1 value upper half Time Slot H | 0x0 | R |
| 0x006E | DARK2_L_H | [15:0] | DARK2_L_H | Dark Channel 2 value lower half Time Slot H | 0x0 | R |
| 0x006F | DARK2_H_H | [15:0] | DARK2_H_H | Dark Channel 2 value upper half Time Slot H | 0x0 | R |
| 0x0070 | SIGNAL1_L_I | [15:0] | SIGNAL1_L_I | Signal Channel 1 lower half Time Slot I | 0x0 | R |
| 0x0071 | SIGNAL1_H_I | [15:0] | SIGNAL1_H_I | Signal Channel 1 upper half Time Slot I | 0x0 | R |
| 0x0072 | SIGNAL2_L_I | [15:0] | SIGNAL2_L_I | Signal Channel 2 lower half Time Slot I | 0x0 | R |
| 0x0073 | SIGNAL2_H_I | [15:0] | SIGNAL2_H_I | Signal Channel 2 upper half Time Slot I | 0x0 | R |
| 0x0074 | DARK1_L_I | [15:0] | DARK1_L_I | Dark Channel 1 value lower half Time Slot I | 0x0 | R |
| 0x0075 | DARK1_H_I | [15:0] | DARK1_H_I | Dark Channel 1 value upper half Time Slot I | 0x0 | R |
| $0 \times 0076$ | DARK2_L_I | [15:0] | DARK2_L_I | Dark Channel 2 value lower half Time Slot I | 0x0 | R |
| $0 \times 0077$ | DARK2_H_I | [15:0] | DARK2_H_I | Dark Channel 2 value upper half Time Slot I | 0x0 | R |
| 0x0078 | SIGNAL1_L_J | [15:0] | SIGNAL1_L_J | Signal Channel 1 lower half Time Slot J | 0x0 | R |
| 0x0079 | SIGNAL1_H_J | [15:0] | SIGNAL1_H_J | Signal Channel 1 upper half Time Slot J | 0x0 | R |


| Addr | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x007A | SIGNAL2_L_J | [15:0] | SIGNAL2_L_J | Signal Channel 2 lower half Time Slot J | 0x0 | R |
| 0x007B | SIGNAL2_H_J | [15:0] | SIGNAL2_H_J | Signal Channel 2 upper half Time Slot J | 0x0 | R |
| 0x007C | DARK1_L_J | [15:0] | DARK1_L_J | Dark Channel 1 value lower half Time Slot J | 0x0 | R |
| 0x007D | DARK1_H_J | [15:0] | DARK1_H_J | Dark Channel 1 value upper half Time Slot J | 0x0 | R |
| 0x007E | DARK2_L_J | [15:0] | DARK2_L_J | Dark Channel 2 value lower half Time Slot J | 0x0 | R |
| 0x007F | DARK2_H_J | [15:0] | DARK2_H_J | Dark Channel 2 value upper half Time Slot J | 0x0 | R |
| 0x0080 | SIGNAL1_L_K | [15:0] | SIGNAL1_L_K | Signal Channel 1 lower half Time Slot K | 0x0 | R |
| 0x0081 | SIGNAL1_H_K | [15:0] | SIGNAL1_H_K | Signal Channel 1 upper half Time Slot K | 0x0 | R |
| 0x0082 | SIGNAL2_L_K | [15:0] | SIGNAL2_L_K | Signal Channel 2 lower half Time Slot K | 0x0 | R |
| 0x0083 | SIGNAL2_H_K | [15:0] | SIGNAL2_H_K | Signal Channel 2 upper half Time Slot K | 0x0 | R |
| 0x0084 | DARK1_L_K | [15:0] | DARK1_L_K | Dark Channel 1 value lower half Time Slot K | 0x0 | R |
| 0x0085 | DARK1_H_K | [15:0] | DARK1_H_K | Dark Channel 1 value upper half Time Slot $K$ | 0x0 | R |
| 0x0086 | DARK2_L_K | [15:0] | DARK2_L_K | Dark Channel 2 value lower half Time Slot K | 0x0 | R |
| 0x0087 | DARK2_H_K | [15:0] | DARK2_H_K | Dark Channel 2 value upper half Time Slot K | 0x0 | R |
| 0x0088 | SIGNAL1_L_L | [15:0] | SIGNAL1_L_L | Signal Channel 1 lower half Time Slot L | 0x0 | R |
| 0x0089 | SIGNAL1_H_L | [15:0] | SIGNAL1_H_L | Signal Channel 1 upper half Time Slot L | 0x0 | R |
| 0x008A | SIGNAL2_L_L | [15:0] | SIGNAL2_L_L | Signal Channel 2 lower half Time Slot L | 0x0 | R |
| 0x008B | SIGNAL2_H_L | [15:0] | SIGNAL2_H_L | Signal Channel 2 upper half Time Slot L | 0x0 | R |
| 0x008C | DARK1_L_L | [15:0] | DARK1_L_L | Dark Channel 1 value lower half Time Slot L | 0x0 | R |
| 0x008D | DARK1_H_L | [15:0] | DARK1_H_L | Dark Channel 1 value upper half Time Slot L | 0x0 | R |
| 0x008E | DARK2_L_L | [15:0] | DARK2_L_L | Dark Channel 2 value lower half Time Slot L | 0x0 | R |
| 0x008F | DARK2_H_L | [15:0] | DARK2_H_L | Dark Channel 2 value upper half Time Slot L | 0x0 | R |

## OUTLINE DIMENSIONS



Figure 46. 35-Ball Wafer Level Chip Scale Package [WLCSP] (CB-35-2)
Dimensions shown in millimeters


Figure 47. 33-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-33-1)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1,2}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADP4000BCBZR7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $35-$ Ball Wafer Level Chip Scale Package [WLCSP] | CB-35-2 |
| ADPD4001BCBZR7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 33 -Ball Wafer Level Chip Scale Package [WLCSP] | CB-33-1 |
| EVAL-ADPD4000Z-PPG |  | Evaluation Board |  |

[^6]
# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADPD4000BCBZR7 EVAL-ADPD4000Z-PPG


[^0]:    ${ }^{1}$ AO means analog output, S means supply, DIO means digital input/output, DIO means digital input, REF means voltage reference, and AI means analog input.

[^1]:    ${ }^{1}$ DATA_x refers to the data register interrupts for the corresponding time slot. LEVO_x and LEV1_x refer to Level 0 and Level 1 time slot interrupts, respectively, for Time Slot A through Time Slot L.

[^2]:    ${ }^{1}$ This is the Time Slot A register address. Add $0 \times 020$ for the identical register address for each subsequent time slot. For example, Register $0 \times 0100$ is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address $0 \times 0120$. For Time Slot C , this register is at Address $0 \times 0140$. For Time Slot D , this register is at Address $0 \times 0160$, and so on.

[^3]:    ${ }^{1}$ This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register $0 \times 0100$ is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

[^4]:    ${ }^{1}$ This is the Time Slot A register address. Add $0 \times 020$ for the identical register address for each subsequent time slot. For example, Register $0 \times 0100$ is the location for SAMPLE_TYPE_A. For Time Slot B, this register is at Address $0 \times 0120$. For Time Slot C, this register is at Address $0 \times 0140$. For Time Slot D, this register is at Address $0 \times 0160$, and so on.

[^5]:    ${ }^{1}$ R/W1C means write 1 to clear.

[^6]:    ${ }^{1}$ Z = RoHS Compliant Part.
    ${ }^{2}$ EVAL-ADPDUCZ is the microcontroller board, ordered separately, which is required to interface with the EVAL-ADPD4000Z-PPG evaluation board.

