

Sample &

Buy



PCA9515A

SCPS150D - DECEMBER 2005 - REVISED JUNE 2014

Dual Bidirectional I²C Bus and SMBus Repeater

Technical

Documents

1 Features

- Two-Channel Bidirectional Buffers
- I²C Bus and SMBus Compatible
- Active-High Repeater-Enable Input
- Open-Drain I²C I/O
- 5.5-V Tolerant I²C I/O and Enable Input Support Mixed-Mode Signal Operation
- Lockup-Free Operation
- Accommodates Standard Mode and Fast Mode I²C Devices and Multiple Masters
- Powered-Off High-Impedance I²C Pins
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Description

This dual bidirectional I²C buffer is operational at 2.3-V to 3.6-V $V_{CC}.$

The PCA9515A is a BiCMOS integrated circuit intended for I^2C bus and SMBus systems applications. The device contains two identical bidirectional open-drain buffer circuits that enable I^2C and similar bus systems to be extended without degradation of system performance.

The PCA9515A buffers both the serial data (SDA) and serial clock (SCL) signals on the I^2C bus, while retaining all the operating modes and features of the I^2C system. This enables two buses of 400-pF bus capacitance to be connected in an I^2C application.

The I^2C bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9515A enables the system designer to isolate two halves of a bus, accommodating more I^2C devices or longer trace lengths.

Support &

Community

29

Tools &

Software

The PCA9515A has an active-high enable (EN) input with an internal pullup, which allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up reset. It never should change state during an I^2C operation, because disabling during a bus operation hangs the bus, and enabling part way through a bus cycle could confuse the I^2C parts being enabled. The EN input should change state only when the global bus and the repeater port are in an idle state, to prevent system failures.


The PCA9515A also can be used to run two buses: one at 5-V interface levels and the other at 3.3-V interface levels, or one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be isolated when the 400-kHz operation of the other bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz, because of the delays that are added by the repeater.

The PCA9515A does not support clock stretching across the repeater.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
PCA9515A	SOIC (8)	4.90 mm × 3.91 mm							
PCA9515A	SON (8)	3.00 mm × 3.00 mm							

(1) For all available packages, see the orderable addendum at the end of the datasheet.



NC - No internal connection



2

Table of Contents

7

8

9

11

1	Fea	tures 1
2	Des	cription 1
3	Rev	ision History 2
4	Des	cription (Continued) 3
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Electrical Characteristics5
	6.5	Timing Requirements5
	6.6	Switching Characteristics 5

3 Revision History

Changes from Revision C (January 2011) to Revision D	Page
Added Clock Stretching Errata section.	7
Changes from Revision B (October 2007) to Revision C	Page

Texas Instruments

Detailed Description78.1Functional Block Diagram78.2Feature Description78.3Device Functional Modes7Application and Implementation8

 9.1
 Typical Application
 8

 10
 Device and Documentation Support
 9

 10.1
 Trademarks
 9

 10.2
 Electrostatic Discharge Caution
 9

 10.3
 Glossary
 9

Mechanical, Packaging, and Orderable

www.ti.com



4 **Description (Continued)**


The output low levels for each internal buffer are approximately 0.5 V, but the input voltage of each internal buffer must be 70 mV or more below the output low level, when the output internally is driven low. This prevents a lockup condition from occurring when the input low condition is released.

Two or more PCA9515A devices cannot be used in series. The PCA9515A design does not allow this configuration. Because there is no direction pin, slightly different valid low-voltage levels are used to avoid lockup conditions between the input and the output of each repeater. A valid low applied at the input of a PCA9515A is propagated as a buffered low with a slightly higher value on the enabled outputs. When this buffered low is applied to another PCA9515A-type device in series, the second device does not recognize it as a valid low and does not propagate it as a buffered low again.

The device contains a power-up control circuit that sets an internal latch to prevent the output circuits from becoming active until V_{CC} is at a valid level ($V_{CC} = 2.3 \text{ V}$).

As with the standard I²C system, pullup resistors are required to provide the logic high levels on the buffered bus. The PCA9515A has standard open-collector configuration of the I²C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard Mode and Fast Mode I²C devices in addition to SMBus devices. Standard Mode I²C devices only specify 3 mA in a generic I²C system where Standard Mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.

5 Pin Configuration and Functions



NC - No internal connection

Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
NC	1	No internal connection
SCL0	2	Serial clock bus 0
SDA0	3	Serial data bus 0
GND	4	Supply ground
EN	5	Active-high repeater enable input
SDA1	6	Serial data bus 1
SCL1	7	Serial clock bus 1
V _{CC}	8	Supply power

PCA9515A

SCPS150D - DECEMBER 2005-REVISED JUNE 2014

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V	
VI	Enable input voltage range ⁽²⁾	-0.5	7	V	
V _{I/O}	I ² C bus voltage range ⁽²⁾	-0.5	7	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current		±50	mA	
	Continuous current through V _{CC} or GND			±100	mA
		D package		97	
		DCT package		220	
θ_{JA}	Package thermal impedance ⁽³⁾	DGK package		172	°C/W
		DRG package		TBD	
			149		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 Handling Ratings

				MIN	MAX	UNIT
-	Г _{stg}	Storage temperature rang	-65	150	°C	
,	1	Electrostatic discharge pins ⁽¹⁾ Charged device	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	
	V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V	
V _{IH}	Llich lovel input veltage	SDA and SCL inputs	0.7 × V _{CC}	5.5	V
	High-level input voltage	EN input	2	5.5	v
V _{IL} ⁽¹⁾	Low lovel input veltage	SDA and SCL inputs	-0.5	$0.3 \times V_{CC}$	V
VIL	Low-level input voltage	EN input	-0.5	0.8	v
V_{ILc} ⁽¹⁾	SDA and SCL low-level input voltage contenti	ion	-0.5	0.4	V
		$V_{CC} = 2.3 V$		6	~ ^
IOL	Low-level output current	$V_{CC} = 3 V$		6	mA
T _A	Operating free-air temperature	-40	85	°C	

(1) V_{IL} specification is for the EN input and the first low level seen by the SDAx and SCLx lines. V_{ILc} is for the second and subsequent low levels seen by the SDAx and SCLx lines. V_{ILc} must be at least 70 mV below V_{OL} .

6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONI	DITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage			I _I = -18 mA				-1.2	V
V _{OL}	Low-level output voltage	SDAx, SCLx	I _{OL} = 20 μA or 6 r	mA	2.3 V to 3.6 V	0.47	0.52	0.6	V
V _{OL} – V _{ILc}	Low-level input voltage below low-level output voltage	SDAx, SCLx	I _I = 10 μA		2.3 V to 3.6 V			70	mV
			Both channels hig	gh,	2.7 V		0.5	3	
lcc			SDAx = SCLx = V	/ _{cc}	3.6 V		0.5	3	
			Both channels low		2.7 V		1	4	
	Quiescent supply current	SDA0 = SCL0 = GND and SDA1 = SCL1 = open; or SDA0 = SCL0 = open and SDA1 = SCL1 = GND		3.6 V		1	4	mA	
			In contention, SDAx = SCLx = GND		2.7 V		1	4	
		3.6 V				1	4		
	SDA		V ₁ = 3.6 V					±1	
	land summer	SCLx	V _I = 0.2 V					3	
l _l	Input current		$V_I = V_{CC}$		2.3 V to 3.6 V			±1	μA
		EN	V _I = 0.2 V				-10	-20	
		SDAx,	V _I = 3.6 V		<u></u>			0.5	
l _{off}	Leakage current	SCLx	V _I = GND	EN = L or H	0 V			0.5	μA
I _{I(ramp)}	Leakage current during power up	SDAx, SCLx	V _I = 3.6 V	EN = L or H	0 V to 2.3 V			1	μA
		EN			3.3 V		7	9	
C _{in}	Input capacitance	SDAx, SCLx	$V_1 = 3 V \text{ or } GND$	EN = H	3.3 V		7	9	pF

(1) All typical values are at nominal supply voltage (V_{CC} = 2.5 V or 3.3 V) and T_A = 25°C.

6.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 2.5 V ± 0.2 V V _{CC} = 3.3 V ± 0.3 V			UNIT	
		MIN	MAX	MIN	MAX	
t _{su}	Setup time, EN↑ before Start condition	100		100		ns
t _h	Hold time, EN↓ after Stop condition	130		100		ns

6.6 Switching Characteristics


over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted)

PARAMETER		FROM TO		$V_{CC} = 2.5 V \pm 0.2 V$			V _{CC} =	UNIT		
	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PZL}	Propagation delay time ⁽²⁾	SDA0, SCL0 or	SDA1, SCL1 or	45	82	130	45	68	120	
t _{PLZ}	Propagation delay time *	SDA1, SCL1	SDA0, SCL0	33	113	190	33	102	180	ns
t _{tHL}	Output transition time ⁽²⁾	80%	20%		57			58		
t _{tLH}		20%	80%		148			147		ns


(1) All typical values are at nominal supply voltage ($V_{CC} = 2.5 \text{ V} \text{ or } 3.3 \text{ V}$) and $T_A = 25^{\circ}\text{C}$. (2) Different load resistance and capacitance alter the RC time constant, thereby changing the propagation delay and transition times.



7 Parameter Measurement Information



TEST CIRCUIT FOR OPEN-DRAIN OUTPUT



VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- A. R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- B. C_L includes probe and jig capacitance.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_0 = 50 Ω , slew rate ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- $\label{eq:F.transform} F. \quad t_{PLZ} \text{ and } t_{PHZ} \text{ are the same as } t_{dis}.$
- G. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 1. Test Circuit and Voltage Waveforms



8 Detailed Description

8.1 Functional Block Diagram




Figure 2. Logic Diagram (Positive Logic)

8.2 Feature Description

8.2.1 Clock Stretching Errata

Description

Due to the static offset on both sides of the buffer (SCLx & SDAx) and the possibility of an overshoot above 500 mV during events like clock stretching, the device should not be used with rise time accelerators.

System Impact

An incorrect logic state will be passed through the buffer, creating an I2C communication failure on the bus.

System Workaround

There is a possible workaround to avoid an I2C communication failure:

• Do not use rise-time accelerators in conjunction with the PCA9515A.

8.3 Device Functional Modes

Table 1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDA0 = SDA1 SCL0 = SCL1

FXAS

www.ti.com

9 Application and Implementation

9.1 Typical Application

A typical application is shown in Figure 3. In this example, the system master is running on a 3.3-V bus, while the slave is connected to a 5-V bus. Both buses run at 100 kHz, unless the slave bus is isolated, and then the master bus can run at 400 kHz. Master devices can be placed on either bus.




Figure 3. Typical Application


9.1.1 Design Requirements


The PCA9515A is 5.5-V tolerant, so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9515A is pulled low by a device on the I^2C bus, a CMOS hysteresis-type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side also to go low. The side driven low by the PCA9515A typically is at $V_{OL} = 0.5$ V.

9.1.2 Detailed Design Procedure

Figure 4 and Figure 5 show the waveforms that are seen in a typical application. If the bus master in Figure 3 writes to the slave through the PCA9515A, Bus 0 has the waveform shown in Figure 4. This looks like a normal I^2C transmission until the falling edge of the eighth clock pulse. At that point, the master releases the data line (SDA) while the slave pulls it low through the PCA9515A. Because the V_{OL} of the PCA9515A typically is around 0.5 V, a step in the SDA is seen. After the master has transmitted the ninth clock pulse, the slave releases the data line.







Typical Application (continued)




Figure 5. Bus 1 Waveforms

On the Bus 1 side of the PCA9515A, the clock and data lines have a positive offset from ground equal to the V_{OL} of the PCA9515A. After the eighth clock pulse, the data line is pulled to the V_{OL} of the slave device, which is very close to ground in the example.

10 Device and Documentation Support

10.1 Trademarks

All trademarks are the property of their respective owners.

10.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
PCA9515AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples
PCA9515ADGKR	NRND	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7BA, 7BE)	
PCA9515ADGKRG4	NRND	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7BA, 7BE)	
PCA9515ADGKT	NRND	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7BA, 7BE)	
PCA9515ADGKTG4	NRND	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(7BA, 7BE)	
PCA9515ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples
PCA9515ADRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVD	Samples
PCA9515ADT	ACTIVE	SOIC	D	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples
PCA9515APW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples
PCA9515APWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples
PCA9515APWT	ACTIVE	TSSOP	PW	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD515A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9515ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
PCA9515ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
PCA9515ADGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
PCA9515ADGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
PCA9515ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
PCA9515ADRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PCA9515ADT	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
PCA9515APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
PCA9515APWT	TSSOP	PW	8	250	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Nov-2020



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9515ADGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
PCA9515ADGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
PCA9515ADGKT	VSSOP	DGK	8	250	220.0	205.0	50.0
PCA9515ADGKT	VSSOP	DGK	8	250	358.0	335.0	35.0
PCA9515ADR	SOIC	D	8	2500	853.0	449.0	35.0
PCA9515ADRGR	SON	DRG	8	3000	853.0	449.0	35.0
PCA9515ADT	SOIC	D	8	250	210.0	185.0	35.0
PCA9515APWR	TSSOP	PW	8	2000	853.0	449.0	35.0
PCA9515APWT	TSSOP	PW	8	250	853.0	449.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



E. JEDEC MO-229 package registration pending.



DRG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DRG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated