## feATURES

- Wide Input Voltage Range: 18V to 560V
- 630V/300mA Integrated Power Switch
- No Opto-Isolator Required for Regulation
- Quasi-Resonant Boundary Mode Operation
- Constant-Current and Constant-Voltage Regulation
- Low Ripple Light Load Burst Mode ${ }^{\circledR}$ Operation
- Low Quiescent Current: $70 \mu \mathrm{~A}$
- Programmable Current Limit and Soft-Start
- TSSOP Package with High Voltage Spacing


## APPLICATIONS

- Isolated Telecom, Automotive, Industrial, Medical Power Supplies
- Isolated Off Line Housekeeping Power Supplies
- Electric Vehicles and Battery Stacks


## $560 \mathrm{~V}_{\text {IN }}$ Micropower No-Opto Isolated Flyback Converter with 630V/300mA Switch DESCRIPTIOn

The LT ${ }^{\circledR 8315}$ is a high voltage flyback converter with integrated 630V/300mA switch. No opto-isolator is needed for regulation. The device samples the output voltage from the isolated flyback waveform appearing across a third winding on the transformer. Quasi-resonant boundary mode operation improves load regulation, reduces transformer size and maintains high efficiency.
At start-up, the LT8315 charges its INTV CC capacitor via a current source attached to the DRAIN pin. During normal operation, the current source turns off and the device draws its power from a third winding on the transformer.
The LT8315 operates from a wide range of input supply voltages and can deliver up to 15 W of power. It is available in a thermally enhanced 20-pin TSSOP package with four pins removed for high voltage spacing.

## TYPICAL APPLICATION

## $20 V_{\text {IN }}$ to $450 V_{\text {IN }}$ Isolated $12 V_{\text {OUT }}$ Supply



Efficiency


## ABSOLUTG MAXIMUM RATINGS

(Note 1)
DRAIN...................................................................630V
BIAS, EN/UVLO ........................................................40V
INTV CC .................................................................... 15V
SMODE ............................................................. INTV ${ }_{C C}$
SOURCE, TC, FB, VC, IREG/SS ................................... 4 V
DCM................................................................. $\pm 100 \mathrm{~mA}$
Operating Junction Temperature (Note 2)
LT8315E, LT8315I ............................. $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT8315H ........................................... $40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn



## ORDER InFORMATIOी http://www.linear.com/product/LT8315\#orderinfo

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT8315EFE\#PBF | LT8315EFE\#TRPBF | LT8315FE | $20-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8315IFE\#PBF | LT8315IFE\#TRPBF | LT8315FE | $20-$ Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8315HFE\#PBF | LT8315HFE\#TRPBF | LT8315FE | 20 -Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container Consult LTC Marketing for information on nonstandard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

## LT83 15

ELECTRICPLCHARACTERISTGS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. BIAS $=40 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{UVLO}}=40 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIAS | Chip Bias Voltage Supply Range | After Startup | $\bullet$ | 9.5 |  | 40 | V |
| $I_{Q}$ | BIAS Quiescent Current | Burst Mode Operation Active |  |  | $\begin{gathered} 70 \\ 470 \end{gathered}$ | $\begin{aligned} & 150 \\ & 700 \end{aligned}$ | $\mu \mathrm{A}$ |
| ISHDN | DRAIN Shutdown Current | $\mathrm{V}_{\text {EN/UVLO }}<0.3 \mathrm{~V}$, BIAS = Floating |  |  | 8 | 15 | $\mu \mathrm{A}$ |
| $V_{\text {DRAIN(MIN }}$ | Minimum Drain Voltage for Startup | BIAS $=$ Floating | $\bullet$ |  |  | 18 | V |
| $\mathrm{I}_{\text {STARTUP }}$ | Startup Current through Depletion FET | $\mathrm{V}_{\text {DRAIN }}=18 \mathrm{~V}, \mathrm{BIAS}=$ Floating | $\bullet$ | 130 | 300 |  | $\mu \mathrm{A}$ |
| VUVLO | EN/UVLO Threshold EN/UVLO Hysteresis | $V_{\text {EN/UVLO }}$ Falling <br> $V_{\text {EN/UVLO }}$ Rising |  | $\begin{gathered} 1.18 \\ 30 \end{gathered}$ | $\begin{gathered} \hline 1.22 \\ 65 \end{gathered}$ | $\begin{aligned} & 1.26 \\ & 120 \end{aligned}$ | $V$ $m V$ |
|  | INTV ${ }_{\text {CC }}$ UVLO Rising Threshold | Startup Current through Depletion FET |  | 11.1 | 12 | 13.1 | V |
|  | INTV ${ }_{\text {CC }}$ UVLO Falling Threshold |  |  | 7.7 | 8.2 | 8.7 | V |
| $V_{\text {REG }}$ | FB Regulation Voltage |  | $\bullet$ | 1.19 | 1.22 | 1.25 | V |
| $\mathrm{G}_{\mathrm{M}}$ | Voltage Error Amplifier Transconductance | $\mathrm{V}_{\text {FB }}=1.22 \mathrm{~V} \pm 20 \mathrm{mV}$ | $\bullet$ | 75 | 100 | 125 | $\mu \mathrm{S}$ |
| $V_{\text {TC }}$ | TC Voltage TC Voltage Temperature Coefficient | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.16 | $\begin{aligned} & 1.22 \\ & +4.1 \end{aligned}$ | 1.28 | $\begin{array}{r} \mathrm{V} \\ \mathrm{mV} /{ }^{\circ} \mathrm{C} \end{array}$ |
| $\underline{\text { IT }}$ | TC Sinking/Sourcing Current |  |  | $\pm 100$ |  |  | $\mu \mathrm{A}$ |
| IIREG/SS | IREG/SS Current | Current Out-of-Pin | $\bullet$ | $\begin{aligned} & 9.9 \\ & 9.5 \end{aligned}$ | 10 | $\begin{aligned} & 10.1 \\ & 10.5 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DCM }}$ | Flyback Collapse Detection Threshold Resonant Valley Detection Threshold | $I_{\text {DCM }}$ Rising IDCM Falling |  | $\begin{gathered} -140 \\ -65 \end{gathered}$ | $\begin{gathered} -170 \\ -85 \end{gathered}$ | $\begin{aligned} & -200 \\ & -105 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{\mathrm{R}_{\text {SW }}}$ | Power MOSFET Resistance |  |  |  | 7 | 10 | $\Omega$ |
| $\mathrm{ISW}_{\text {(MAX) }}$ | Maximum Switch Current |  | $\bullet$ | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | 800 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {SOURCE(MIN) }}$ | Minimum Current Voltage Threshold |  |  | 15 | 20 | 25 | mV |
| $\mathrm{V}_{\text {SOURCE(MAX) }}$ | Maximum Current Voltage Threshold |  |  | 90 | 100 | 110 | mV |
| $\mathrm{V}_{\text {SOURCE(ILIM) }}$ | Over-Current Voltage Threshold | 250ns Blanking Period; Restarts Chip |  | 110 | 120 | 130 | mV |
| $\mathrm{F}_{\text {SW(MII })}$ | Minimum Switching Frequency | Burst Mode Standby Mode |  | $\begin{gathered} \hline 3 \\ 187 \end{gathered}$ | $\begin{aligned} & 3.5 \\ & 220 \end{aligned}$ | $\begin{gathered} 4 \\ 250 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{~Hz} \end{gathered}$ |
| $\mathrm{F}_{\text {SW(MAX }}$ | Maximum Switching Frequency |  |  | 138 | 140 | 142 | kHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT8315E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design
characterization and correlation with statistical process controls. The LT8315I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The LT8315H is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than $125^{\circ} \mathrm{C}$.

## LT8315

TYPICAL PERFORMANCG CHARACTERISTICS $T_{A}=25^{\circ}$, unless onterwise noed.






FRONT PAGE APPLICATION $\mathrm{V}_{\text {IN }}=350 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=440 \mathrm{~mA}$





TYPICAL PERFORMANCE CHARACTERISTICS $T_{A}=25^{\circ}$, uness onemwise noted.










## LT8315

TYPICAL PERFORMARCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless onterise noted.





## PIn functions

DRAIN (Pins 1,2,3): Drain of the 630V Internal Power Switch and Startup FET. Design a compact layout with the transformer and input capacitor, and minimize trace area to reduce EMI and voltage spikes.

INTV ${ }_{\text {CC }}$ (Pin 8): Internal Gate Driver Bias Voltage. During start-up, current from the DRAIN charges this pin to 12 V . During operation, a linear regulator from BIAS maintains this voltage at 10 V . Bypass locally with $\mathrm{a} \geq 2.2 \mu \mathrm{~F}$ ceramic $\geq 15 \mathrm{~V}$ capacitor.

BIAS (Pin 9): Unregulated Input Voltage for the IC. This pin derives power from a third winding on the transformer to provide power to INTV ${ }_{\text {CC }}$. Bypass locally with a capacitor.

DCM (Pin 10): Discontinuous Conduction Mode Detector. This pin detects the $\mathrm{dV} / \mathrm{dt}$ of the switching waveform, ensuring accurate output voltage sampling and quasiresonant boundary-mode switching. Connect a capacitor with series resistance from this pin to the third winding.

TC (Pin 11): Temperature Compensation Pin. This pin presents a proportional-to-absolute-temperature (PTAT) voltage, which is equal to the internal 1.22 V reference voltage at $25^{\circ} \mathrm{C}$ and rises with temperature by $4.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, to compensate for the output rectifier diode. Connect an appropriate resistor from this pin to FB.
FB (Pin 12): FeedBack Pin. The voltage appearing on this pin is sampled and regulated to equal the internal 1.22 V reference voltage. Connect this pin to a resistor divider from the third winding to regulate the output voltage.
VC (Pin 13): Loop Compensation Pin. An internal $G_{M}$ transconductance amplifier feeds this pin with an error current depending on the sampled FB voltage. The resulting voltage determines the switching frequency and peak current limit for power delivery. Connect a series R-C network to stabilize the regulator.

IREG/SS (Pin 14): Current Regulation/Soft-Start Pin. A $10 \mu \mathrm{~A}$ current flows out of this pin. The resulting voltage sets the output current regulation point, as determined by an internal current regulation loop. Program the current with a resistor to GND, or connect a capacitor to implement soft-start.
SMODE (Pin 16): Standby Mode Pin. Connect this pin to INTV ${ }_{\text {CC }}$ to enable Standby Mode, which reduces the minimum switching frequency to 220 Hz for ultralow quiescent power consumption. Connect to GND to disable.
EN/UVLO (Pin 17): Enable/Undervoltage Lockout Pin. The chip will operate only if the voltage on this pin is greater than the internal 1.22 V reference voltage. Connect to a resistor divider as desired, or connect to BIAS or INTV ${ }_{C C}$ if UVLO functionality is not desired.
SOURCE (Pin 18): Source of 630V Internal Power Switch. The voltage appearing on this pin is used for peak currentmode control and current limiting. Connect a currentsensing resistor to GND to program the current limit. Design a compact layout with the transformer and input capacitor to reduce EMI and voltage spikes.

NC (Pin 19): No-Connect. This pin is electrically disconnected. Leave floating.
GND (Pins 15, 20, 21): Ground. Solder the exposed pad (Pin 21) to a ground plane for heat sinking.

## LT8315

block diagram


## operation

The LT8315 is a high-voltage current-mode switching regulator designed for the isolated flyback topology. The special problem normally encountered in such circuits is that information relating to the output voltage on the isolated secondary side of the transformer must be communicated to the primary side in order to achieve regulation. This is often performed by opto-isolator circuits, which waste output power, require extra components that increase the cost and physical size of the power supply, and exhibit trouble due to limited dynamic response, nonlinearity, unit-to-unit variation, and aging over life.

The LT8315 does not need an opto-isolator because it derives its information about the isolated output voltage by examining the flyback pulse waveform appearing on a tertiary winding on the transformer. The output voltage is easily programmed with two resistors.

The LT8315 features aboundary modecontrolmethod (also called critical conduction mode), where the part operates at the boundary between continuous conduction mode and discontinuous conduction mode. Due to boundary mode operation, the output voltage can be determined from the tertiary winding's voltage when the secondary current is almostzero. This method improves Ioad regulation without extra resistors and capacitors.

The Block Diagram shows an overall view of the system. Many of the blocks are similar to those found in traditional switching regulators, including current comparator, internal reference, LDO, logic, timers, and an N-channel MOSFET. The novel sections include a special sampling error amplifier, a temperature compensation circuit, an output current regulator, and a depletion-mode startup FET.

## Depletion Startup FET

The LT8315 features an internal depletion mode MOSFET. At startup, this transistor charges the INTV ${ }_{C C}$ capacitor so that the LT8315 has power to begin switching. This removes the need for an external bleeder resistor or other components.

## Boundary Mode Operation

Boundary mode is a variable frequency, current-mode switching scheme. The internal N-channel MOSFET turns on and the inductor current increases until it reaches the limit determined by the voltage on the $V_{C}$ pin and the sense resistor's value. After the internal MOSFET turns off, the voltage on the tertiary winding rises to the output voltage multiplied by the transformer tertiary-to-secondary turns ratio. After the current through the output diode falls to zero, the voltage on the tertiary winding falls. A boundary mode detection comparator on the DCM pin detects the negative $\mathrm{dV} / \mathrm{dt}$ associated with the falling voltage and triggers the sample-and-hold circuitto sample the FB voltage. When the tertiary voltage reaches its minimum and stops falling, the boundary mode comparator turns the internal MOSFET back on for minimal switching energy loss.

Boundary mode operation returns the secondary current to zero every cycle, so parasitic resistive voltage drops do not cause load regulation errors. Boundary mode also allows the use of a smaller transformer compared to continuous conduction mode and does not exhibit subharmonic oscillation.

## Discontinuous Conduction Mode Operation

As the load gets lighter, the peak switch current decreases. Maintaining boundary mode requires the switching frequency to increase. An excessive switching frequency increases switching and gate charge losses. To limit these losses, the LT8315 features an internal oscillator which limits the maximum switching frequency to 140 kHz . Once the switching frequency hits this limit, the part starts to reduce its switching frequency and operates in discontinuous conduction mode.

## Low Ripple Burst Mode Operation

Unlike traditional flyback converters, the internal MOSFET has to turn on and off to generate a flyback pulse in order to update the sampled output voltage. The duration of a well-formed flyback pulse must exceed the minimum-off time for proper sampling. To this end, a minimum switch turn-off current is necessary to ensure a flyback pulse of sufficient duration.

## OPERATION

As the load gets very light, the LT8315 reduces switching frequency while maintaining the minimum current limit in order to reduce current delivery while still properly sampling the output voltage. Because flyback pulses must be generated to regulate the output, a minimum switching frequency of 3.5 kHz is enforced. The minimum switching frequency determines how often the output voltage is sampled and introduces a minimum load requirement.

Tying the SMODE pin to INTV ${ }_{\text {CC }}$ enables Standby Mode, which reduces the minimum switching frequency to 220 Hz , reducing the minimum load requirement at the expense of a longer period between samples.

## CV/CC Regulation

Like a traditional voltage regulator, the LT8315 implements a $G_{M}$ transconductance amplifier that regulates the output voltage. In addition, the LT8315 includes a current regulation loop which regulates the estimated output current to a point set by the voltage on the IREG/ SS pin. Below the current setpoint, the output voltage is regulated for constant-voltage (CV) regulation. Below the voltage setpoint, the output current is regulated for constant-current (CC) regulation.

## APPLICATIONS INFORMATION

The LT8315 is designed to be an easy-to-use, yet fullyfeatured flyback regulator. With proper technique, it is simple to build an efficient and robust power solution.

However, don't let the simplicity beguile you into sloppy lab practices: the voltage and power levels involved can be lethal. Milliamperes from a high voltage power supply can cause heart fibrillation and death. Never touch conductive nodes while the circuit is active, and keep one hand behind your back while probing. Conduct lab work in the presence of an assistant, who can perform first aid in case of emergency.

## Depletion Startup FET

The LT8315 features an internal depletion-mode FET, which has a negative threshold voltage and is therefore normally on. At startup, this FET charges the INTV CC capacitor to 12V so that the LT8315 has power to begin switching. This removes the need for an external bleeder resistor or other startup components. Once INTV ${ }_{\text {CC }}$ is charged, the depletion-mode FET turns off.

The depletion FET is current-limited to avoid destructive power levels. To ensure start-up, do not load INTV $C$ c or BIAS with excessive current while the chip is starting.

## ENABLE and Undervoltage Lockout (UVLO)

A resistive divider from $\mathrm{V}_{\text {IN }}$ to the EN/UVLO pin implements undervoltage lockout (UVLO). The EN/UVLO pinthreshold is set at 1.22 V . Upon startup, the EN/UVLO pin exhibits a $\sim 65 \mathrm{mV}$ hysteresis voltage to prevent oscillations.
The EN/UVLO pin can also be driven with logic levels and set by the output pin of a digital controller. Otherwise, EN/UVLO can also be tied to BIAS or INTV CC to keep the chip enabled.

## Output Voltage

The output voltage is programmed by the $R_{F B 1}$ and $R_{F B 2}$ resistors depicted in the Block Diagram. The LT8315 operates similarly to traditional current-mode switchers, except in the use of a unique sample-and-hold error amplifier, which regulates the isolated output voltage from the sampled flyback pulse.

## APPLICATIONS INFORMATION

Operation is as follows: when the power switch M1 turns off, the voltage across the tertiary winding rises. The amplitude of the flyback pulse is given as:

$$
V_{F L B K}=\left(V_{O U T}+V_{F}+I_{S E C} \bullet E S R\right) \bullet N_{T S},
$$

where

$$
\begin{aligned}
& V_{F}=\text { Output diode }\left(D_{0 U T}\right) \text { forward-biased voltage } \\
& I_{\text {SEC }}=\text { Transformer secondary current } \\
& \text { ESR }=\text { Parasitic resistance of secondary circuit } \\
& N_{T S}=\text { Transformer tertiary-to-secondary turns ratio }
\end{aligned}
$$

The voltage divider formed by $R_{F B 1}$ and $R_{F B 2}$ feeds a scaled version of the flyback pulse to the FB pin, where it is sampled and fed to the error amplifier. Because the sample-and-hold circuit samples the voltage when the secondary current is nearly zero, the ( $I_{\text {SEC }} \bullet E S R$ ) term in the $\mathrm{V}_{\text {FLBK }}$ equation can be ignored.
The internal 1.22 V reference voltage feeds the non-inverting input of the error amplifier. The high gain of the overall loop causes the FB voltage to be nearly equal to the reference voltage. The resulting flyback voltage $\mathrm{V}_{\text {FLBK }}$ can be expressed as:

$$
V_{F L B K}=\left(1+\frac{R_{F B 2}}{R_{F B 1}}\right) \cdot 1.22 V
$$

Combining with the previous $\mathrm{V}_{\text {FLBK }}$ equation and solving for $V_{\text {OUT }}$ yields:

$$
V_{\text {OUT }}=\left(1+\frac{R_{F B 2}}{R_{F B 1}}\right) \cdot \frac{1.22 \mathrm{~V}}{N_{T S}}-V_{F}
$$

Due to the fast nature of the flyback pulse, it is recommended to keep $\mathrm{R}_{\mathrm{FB} 1}$ between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ in order to preserve the resistor divider's dynamic response.

## Selecting the Actual $\mathbf{R F B}_{\text {F } 2}$ Resistor Value

The LT8315 uses a unique sampling scheme to regulate the isolated output voltage. Due to its sampling nature, the scheme exhibits repeatable delays and error sources, which will affect the output voltage and force a re-evaluation of the resistor values.

With a fixed value for $\mathrm{R}_{\text {FB1 }}$ (such as $10 \mathrm{k} \Omega$ ) chosen, rearrangement of the expression for $\mathrm{V}_{\text {OUT }}$ yields the starting value for $\mathrm{R}_{\mathrm{FB} 2}$ :

$$
\mathrm{R}_{\mathrm{FB} 2}=\mathrm{R}_{\mathrm{FB} 1} \cdot\left(\frac{\mathrm{~V}_{0 U T}+\mathrm{V}_{\mathrm{F}}}{1.22 \mathrm{~V}} \cdot \mathrm{~N}_{\mathrm{TS}}-1\right)
$$

where
$V_{\text {OUT }}=$ Desired output voltage
$V_{F}=$ Output diode ( $D_{\text {OUT }}$ ) forward voltage $\approx 300 \mathrm{mV}$
$\mathrm{N}_{\text {TS }}=$ Transformer tertiary-to-secondary turns ratio
Power up the application with the final power components installed and the starting $\mathrm{R}_{\mathrm{FB} 2}$ value, and measure the regulated output voltage, $\mathrm{V}_{\text {OUT(MEAS) }}$. The final $\mathrm{R}_{\mathrm{FB} 2}$ value can be adjusted to:

$$
\mathrm{R}_{\mathrm{FB} 2(\mathrm{FINAL})} \approx\left(\mathrm{R}_{\mathrm{FB} 2}+\mathrm{R}_{\mathrm{FB} 1}\right) \cdot \frac{\mathrm{V}_{\text {OUT }}}{V_{\text {OUT }}(\mathrm{MEAS})}-\mathrm{R}_{\mathrm{FB} 1}
$$

Once the final $\mathrm{R}_{\mathrm{FB} 2}$ value is selected, the regulation accuracy from board to board for a given application will be very consistent, typically within $\pm 5 \%$ when including device variation of all the components in the system (assuming resistor tolerances and transformer windings matching within $\pm 1 \%)$. However, if the transformer or the output diode is changed, or the layout is dramatically altered, there may be some change in $\mathrm{V}_{\text {OUT }}$.
Example: Consider a 12 V output supply with an output diode whose forward voltage at nearly zero current is 300 mV at room temperature. If the tertiary-to-secondary ratio $N_{T S}$ is 1 and $R_{F B 1}$ is $10 \mathrm{k} \Omega$, then $R_{F B 2}$ is calculated as $90.9 \mathrm{k} \Omega$. The application is powered up and the output is slightly high at 12.2 V , so $\mathrm{R}_{\mathrm{FB} 2}$ is adjusted to $88.7 \mathrm{k} \Omega$.

## Output Diode Temperature Compensation

Reiterating the equation for $\mathrm{V}_{\text {OUT }}$,

$$
V_{\text {OUT }}=\left(1+\frac{R_{F B 2}}{R_{F B 2}}\right) \cdot \frac{1.22 \mathrm{~V}}{N_{T S}}-V_{F}
$$

The first term in the $\mathrm{V}_{\text {OUT }}$ equation is insensitive to temperature, but the output diode forward voltage $\mathrm{V}_{\mathrm{F}}$ has a significant negative temperature coefficient (from $-1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$

## APPLICATIONS INFORMATION

to $\left.-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$. Such a temperature coefficient produces approximately 200 mV to 400 mV output voltage variation across operating temperature.

At higher output voltages, the resulting variation may be unimportant as it represents a small fraction of the total output. However, for lower output voltages, the diode temperature coefficient accounts for a large output voltage error.

To correct this error, the TC pin provides a buffered proportional-to-absolute-temperature (PTAT) voltage. At room temperature, this voltage is equal to the internal 1.22 V reference, and it has $\mathrm{a}+4.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

The output diode's temperature coefficient $T_{F}$ can easily be found experimentally by applying a uniform temperature to both the output diode and the LT8315. First, $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ are adjusted to give the desired output voltage at room temperature. The temperature is then raised or lowered by a known amount to a new temperature, and the diode temperature coefficient is found as:

$$
T C_{F}=\frac{V_{\text {OUT }\left(25^{\circ} \mathrm{C}\right)}-V_{\text {OUT (TNEW })}}{T_{\text {NEW }}-25^{\circ} \mathrm{C}}
$$

where
$\mathrm{V}_{\text {OUT }\left(25^{\circ} \mathrm{C}\right)}=\mathrm{V}_{\text {OUT }}$ measured at room temperature
$\mathrm{V}_{\text {OUT(TTNEW) }}=\mathrm{V}_{\text {OUT }}$ measured at new temperature
$\mathrm{T}_{\text {NEW }}=$ New temperature in Celsius
Alternatively, $\mathrm{TC}_{F}$ can be found more accurately by measuring $\mathrm{V}_{\text {OUT }}$ at two extremes of temperature and computing:

$$
\mathrm{TC}_{\mathrm{F}}=-\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{~T}}
$$

It should be noted that for this measurement, it is critical that the entire board be heated or cooled uniformly, for example by an oven. A heat gun or freeze spray will not suffice, since the heating and cooling will not be uniform, and dramatic temperature mismatch between the LT8315 and the output diode will cause significant error.
If no method is available to apply uniform heat or cooling, extrapolating data from the diode's data sheet or assum-
ing a nominal $T C_{F}$ value (such as $-1.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ) may yield a satisfactory result.
With the output diode's temperature coefficient known, a resistor $\mathrm{R}_{\mathrm{TC}}$ is then attached from the TC pin to the FB pin. Its value can be calculated as:

$$
\mathrm{R}_{\mathrm{TC}}=\frac{-\mathrm{R}_{\mathrm{FB} 2} \cdot 4.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}}{\mathrm{TC}_{\mathrm{F}} \cdot \mathrm{~N}_{\mathrm{TS}}}
$$

Example: If the output diode's temperature coefficient $\mathrm{TC}_{F}$ is found experimentally to be $-1.9 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, then with $\mathrm{R}_{\mathrm{FB} 2}$ $=88.7 \mathrm{k} \Omega$, a $\mathrm{R}_{\text {TC }}$ value of $191 \mathrm{k} \Omega$ will yield a temperatureinvariant output voltage.

## Sense Resistor Selection

The resistor R RNS between the SOURCE pin and GND should be selected to provide an adequate switch current to drive the application without exceeding the current limit threshold.

At maximum current delivery, current limit occurs when the SOURCE pin voltage is 100 mV . In boundary mode, the maximum output current will depend on the duty cycle D and is given by:

$$
\mathrm{I}_{\text {OUT(MAX })} \approx \frac{100 \mathrm{mV}}{2 \cdot \mathrm{R}_{\mathrm{SNS}}} \cdot(1-\mathrm{D}) \cdot \mathrm{N}_{\mathrm{PS}}
$$

where
$N_{\text {PS }}=$ Transformer primary-to-secondary turns ratio

$$
\begin{aligned}
& \mathrm{D} \approx \frac{\left(V_{\text {OUT }}+V_{F}\right) \cdot \mathrm{N}_{\text {PS }}}{\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}\right) \cdot \mathrm{N}_{\text {PS }}+\mathrm{V}_{\mathrm{IN}}} \\
& \mathrm{~V}_{\text {IN }}=\text { Power supply voltage. }
\end{aligned}
$$

It should be noted that the worst-case occurs at minimum $\mathrm{V}_{\mathrm{IN}}$, so $\mathrm{DVIN(MIN)}$ should be calculated assuming $\mathrm{V}_{\mathrm{IN}}=$ $\mathrm{V}_{\mathrm{IN}(\mathrm{MII}) \text {. }}$ Solving for the sense resistor value:

$$
\mathrm{R}_{\mathrm{SNS}}=\frac{1-\mathrm{D}_{\mathrm{VIIN}(\mathrm{MIN})}}{\mathrm{I}_{\text {OUT(MAX) }}} \cdot 50 \mathrm{mV} \cdot \mathrm{~N}_{\text {PS }} \cdot 80 \%
$$

A factor of $80 \%$ is introduced to compensate for system delays and tolerances, but it may need adjustment for the final application.

## APPLICATIONS INFORMATION

Example: A 12 V output voltage is generated from a $\mathrm{V}_{\text {IN }}=$ 350 V input that can drop as low as $\mathrm{V}_{\text {IN(MIN })}=250 \mathrm{~V}$. If a transformer with primary-to-secondary turns ratio NPS = 10 is selected and it is to supply a maximum output current $\mathrm{I}_{\text {OUT(MAX) }}=750 \mathrm{~mA}$, then the duty cycle is $\mathrm{D}_{\mathrm{VIN}(\mathrm{MIN})} \approx$ $33 \%$ and the sense resistor is calculated $\mathrm{R}_{\text {SNS }}=356 \mathrm{~m} \Omega$. A $330 \mathrm{~m} \Omega$ resistor is selected.

A more accurate value for $\mathrm{R}_{\text {SNS }}$ can be obtained by finding D experimentally with an oscilloscope and electronic load.

## Output Power

Compared with a buck or a boost converter, a flyback converter has a complicated relationship between the input and output currents. Boost converters have relatively constant maximum input current regardless of input voltage, while buck converters have relatively constant maximum


Figure 1. Maximum Power, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$


Figure 3. Maximum Power, $\mathrm{V}_{\text {OUt }}=\mathbf{2 4 V}$
output current regardless of input voltage, owing to the fact that they have continuous input and output currents respectively. A flyback converter, however, has both discontinuous input and output currents. The duty cycle affects both input and output currents, making it hard to predict maximum output power.
The graphs in Figure 1 through Figure 4 show the typical maximum output power possible for the output voltages $5 \mathrm{~V}, 12 \mathrm{~V}, 24 \mathrm{~V}$ and 48 V . The maximum output power curve is the calculated output power if the switch voltage is 510 V during the switch-off time. 120 V of margin is left for the leakage inductance voltage spike. To achieve this power level at a given input, a winding ratio must be calculated to stress the switch to 510 V , resulting in some odd ratio values. The curves below the maximum output power curve are examples of common winding ratio values and the amount of output power at given input voltages.


Figure 2. Maximum Power, $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$


Figure 4. Maximum Power, $\mathrm{V}_{\text {OUT }}=48 \mathrm{~V}$

## APPLICATIONS INFORMATION

Table 1. Predesigned Transformers - Typical Specifications

| TRANSFORMER PART <br> NUMBER | LPRI <br> $(\mathbf{m H})$ | $\mathbf{N}_{\mathbf{P}}: \mathrm{N}_{\mathbf{S}}: \mathrm{N}_{\mathbf{T}}$ | ISOLATION | VENDOR | TARGET APPLICATIONS |
| :---: | :---: | :---: | :---: | :---: | :--- |
| PS16-077 | 4 | $24: 1: 4$ | Reinforced | Sumida | $140 \mathrm{~V}-380 \mathrm{~V}$ to 5V/1.5A |
| PS16-051 | 4 | $10: 1: 2$ | Reinforced | Sumida | $140 \mathrm{~V}-380 \mathrm{~V}$ to 12V/0.6A |
| PS15-195 | 4 | $3: 1: 1$ | Reinforced | Sumida | $100 \mathrm{~V}-500 \mathrm{~V}$ to 12V/0.2A |
| PS16-078 | 4 | $5: 1: 1$ | Reinforced | Sumida | $140 \mathrm{~V}-380 \mathrm{~V}$ to 24V/0.3A |
| 750316022 | 3.3 | $24: 1: 4$ | Functional | Wurth | $140 \mathrm{~V}-380 \mathrm{~V}$ to 5V/1.5A |
| 7508111324 | 2.75 | $10: 1: 1$ | Reinforced | Wurth | $140 \mathrm{~V}-380 \mathrm{~V}$ to 12V/0.6A |
| 7508111518 | 2.4 | $2.5: 1: 0.25$ | Reinforced | Wurth | $140 \mathrm{~V}-380 \mathrm{~V}$ to $48 \mathrm{~V} / 0.15 \mathrm{~A}$ |

The following equation calculates output power:

$$
P_{\text {OUT }}=0.5 \bullet \eta \cdot \mathrm{~V}_{\text {IN }} \bullet \mathrm{D} \bullet \mathrm{I}_{\mathrm{SW}(\mathrm{MAX})}
$$

where

$$
\begin{aligned}
& \eta=\text { Efficiency } \approx 80 \% \\
& D \approx \frac{\left(V_{O U T}+V_{F}\right) \cdot N_{P S}}{\left(V_{O U T}+V_{F}\right) \cdot N_{P S}+V_{I N}} \\
& I_{S W(M A X)}=\text { Max. switch current limit }=100 \mathrm{mV} / R_{\text {SNS }}
\end{aligned}
$$

The calculated power is approximate, and does not take into accounttiming variations caused by circuit parasitics. The actual output power must be evaluated on the bench.

Example: Consider a 12 V output converter with a $\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}$ of 250 V and $\mathrm{V}_{\text {IN(MAX) }}$ of 390 V . With aten-to-one primary-to-secondary winding ratio $\mathrm{N}_{\mathrm{PS}}=10$ and a sense resistor $\mathrm{R}_{\text {SNS }}=330 \mathrm{~m} \Omega$, the maximum power output is 11 W at $\mathrm{V}_{\operatorname{IN}(\max )}=390 \mathrm{~V}$ but lowers to 10 W at $\mathrm{V}_{\operatorname{IN}(\operatorname{MIN})}=250 \mathrm{~V}$.

## Selecting a Transformer

Transformer specification and design is possibly the most critical part of successfully applying the LT8315. In addition to the usual list of guidelines dealing with high-frequency isolated power supply transformer design, the following information should be carefully considered.

Linear Technology has worked with several leading magnetic component manufacturers to produce pre-designed flyback transformers for use with the LT8315. Table 1 shows the details of these transformers.

## Flyback Transformer Modeling

A flyback transformer can be thought of as an ideal transformer with a parallel magnetizing inductance and series leakage inductances, as shown in Figure 5.


Figure 5. Transformer Model
The magnetizing inductance, which is the mutual inductance shared by both primary and secondary windings, is essential for absorbing energy and delivering it to the load. It stores energy in magnetic flux lines that pass through both primary and secondary windings.

If the leakage inductances are small, the magnetizing inductance can be measured by leaving the secondary open-circuited and measuring the inductance of the primary, resulting in an inductance LprI. The magnetizing inductance can also be measured from the secondary by leaving the primary open-circuited and measuring the secondary inductance LSEC. The relationship between the primary-referred magnetizing inductance and secondaryreferred magnetizing inductance is given by the primary-to-secondary turns ratio $N_{P S}$ as:

$$
L_{\text {PRI }}=L_{S E C} \bullet N_{\text {PS }}{ }^{2}
$$

The transformer also has leakage inductances, which are parasitic inductances associated with each winding. These

## APPLICATIONS INFORMATION

inductances store energy in magnetic flux lines which "leak" out of the magnetic core and do not pass through both windings, and therefore represent self-inductances whose energy cannot be transferred through the transformer. As such, they contribute to energy loss and reduced converter efficiency.
If the leakage inductances are small, the combined leakage inductance can be measured by short-circuiting the secondary and measuring the primary inductance. This results in a primary-referred inductance,

$$
\mathrm{L}_{\text {LEAK }}=\mathrm{L}_{\text {LEAK (PRII) }}+\mathrm{L}_{\text {LEAK }(\mathrm{SEC})} \bullet \mathrm{NpS}^{2}
$$

The leakage inductance and magnetizing inductance are related by the coupling coefficient k according to the relation:

$$
k=\frac{L_{\text {PRI }}}{L_{\text {PRI }}+L_{\text {LEAK }} / 2}
$$

Coupling coefficients of $\mathrm{k}=99 \%$ are common, and are a function of transformer construction and materials. Increased voltage isolation between primary and secondary is often desired for safety purposes, but generally reduces the coupling coefficient and increases leakage inductance. Bifilar windings maximize the coupling coefficient, but are often undesirable because of their minimal isolation and increased primary-to-secondary capacitance. In the end, a reasonable trade-off between isolation and coupling coefficient must be made.

## Magnetizing Inductance Requirement

The appropriate magnetizing inductance depends on the LT8315's minimum switch-on time, its minimum switchoff time, and output power.
The conduction of secondary current reflects the output voltage onto the tertiary winding during the flyback pulse. The LT8315 obtains output voltage information from the reflected output voltage on the FB pin. The sample-andhold error amplifier needs a minimum of 800 ns to settle and sample the reflected output voltage. In order to ensure proper sampling, the secondary winding needs to conduct current for at least 800ns.

The minimum value for primary-side magnetizing inductance is given by:

$$
\mathrm{L}_{\mathrm{PRI}} \geq \frac{\mathrm{t}_{\text {OFF }(\mathrm{MIN})} \bullet \mathrm{N}_{\mathrm{PS}} \bullet\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}\right)}{\mathrm{I}_{\mathrm{SW}(\mathrm{MIN})}}
$$

where

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}=\text { Minimum switch-off time }=800 \mathrm{~ns} \\
& I_{\mathrm{SW}(\mathrm{MIN})}=\text { Minimum switch current limit }=20 \mathrm{mV} / \mathrm{R}_{\mathrm{SNS}}
\end{aligned}
$$

The LT8315 has a minimum switch-on time that prevents the chip from turning on the power switch for a period shorter than 250 ns in order to blank the initial switch turn-on current spike. If the inductor current exceeds the minimum switch current limit during that time, the minimum load current will increase. Therefore, the following equation must also be observed:

$$
\mathrm{L}_{\mathrm{PRI}} \geq \frac{\mathrm{t}_{\mathrm{ON}(\mathrm{MIIN})} \cdot \mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}}{\mathrm{I}_{\mathrm{SW}(\mathrm{MIN})}}
$$

where

$$
\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=\text { Minimum Switch-On Time }=250 \mathrm{~ns}
$$

Additionally, the magnetizing inductance must be large enough to provide sufficient power to the output when the LT8315 operates at maximum frequency. This creates a third requirement for magnetizing inductance:

$$
L_{\text {PRI }} \geq \frac{2 \bullet\left(V_{\text {OUT }}+V_{F}\right) \bullet I_{\text {OUTT(MAX })}}{\eta \bullet I_{S W(M A X)}{ }^{2} \cdot f_{S W(M A X)}}
$$

where

$$
\begin{aligned}
& I_{S W(M A X)}=\text { Maximum switch current }=100 \mathrm{mV} / \mathrm{R}_{\text {SNS }} \\
& \mathrm{I}_{\text {OUT }(\text { MAX }}=\text { Maximum load current } \\
& \mathrm{f}_{\text {SW(MAX })}=\text { Maximum switching frequency }=140 \mathrm{kHz} \\
& \eta=\text { Efficiency } \approx 80 \%
\end{aligned}
$$

In general, choose a transformer with its primary magnetizing inductance about 20\% to 50\% larger than the minimum values calculated above.

## APPLICATIONS InFORMATION

Example: Fora 12V/750mA output converter with $\mathrm{V}_{\text {IN(MAX) }}$ $=390 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=300 \mathrm{mV}, \mathrm{N}_{P S}=10$, and $\mathrm{R}_{\text {SNS }}=330 \mathrm{~m} \Omega$, the first equation requires $L_{P R I} \geq 1.64 \mathrm{mH}$, the second equation requires $L_{P R I} \geq 1.61 \mathrm{mH}$, and the third equation requires $L_{\text {PRI }} \geq 1.83 \mathrm{mH}$. A reasonable standard value for primary inductance is $L_{\text {PRI }}=2.2 \mathrm{mH}$.

## Saturation Current

The current in the transformer windings should not exceed its rated saturation current. Beyond its saturation value, the inductance drops and the current rises to an uncontrolled value, causing extra power dissipation and possible failure. Choose a transformer whose primary saturation current is at least $30 \%$ greater than $I_{\text {SW(MAX) }}$, which is $100 \mathrm{mV} / \mathrm{R}_{\text {SNS }}$.

## Turns Ratios

Typically, choose the transformer primary-to-secondary turns ratio Nes to maximize available output power. For low output voltages, a larger $N_{p S}$ ratio can be used to maximize the transformer's current gain. However, remember that the DRAIN pin sees a voltage that is equal to $\mathrm{V}_{\text {IN }}$ plus the output voltage multiplied by NPS. Additionally, leakage inductance will cause a voltage spike (VLEAKAGE) that adds to this reflected voltage. This total quantity needs to remain below the 630 V absolute maximum rating of the DRAIN pin to prevent breakdown of the internal power switch. Together these conditions place an upper limit on the turns ratio NpS for a given application. Choose a turns ratio low enough to ensure:

$$
N_{P S}<\frac{630 \mathrm{~V}-\mathrm{V}_{\text {IN(MAX })}-V_{\text {LEAKAGE }}}{V_{\text {OUT }}+V_{F}}
$$

For producing high output voltages, a low ratio NPS may be used. However, the multiplied capacitance presented to the DRAIN node may cause ringing that exceeds the $250 \mathrm{~ns} \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$, causing light-load instability. Fully evaluate these applications before use with the LT8315.

During operation, the LT8315 derives its power from a tertiary winding through its BIAS pin. BIAS must be maintained between 10 V and 40 V for proper operation. This dictates a tertiary-to-secondary turns ratio $\mathrm{N}_{\mathrm{TS}}$ of:

$$
\frac{10 \mathrm{~V}}{\mathrm{~V}_{\text {OUT }}}<\mathrm{N}_{\mathrm{TS}}<\frac{40 \mathrm{~V}}{\mathrm{~V}_{\text {OUT }}}
$$

Example: For $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$, $\mathrm{N}_{\text {TS }}$ must lie between 0.83 and 3.33, or a $5: 6$ and 10:3 tertiary-to-secondary ratio respectively.
Because the output voltage is measured through the voltage appearing on the third winding, $\mathrm{N}_{T S}$ directly affects the output voltage regulation accuracy. For best results, make sure the transformer is manufactured with a precise turns ratio specified within $\pm 1 \%$.

## Leakage Inductance and Snubbers

Any leakage inductance on either the primary or secondary windings causes a voltage spike to appear on the primary after the power switch turns off. This spike is increasingly prominent at higher load currents where more energy is stored in the leakage inductance. This energy cannot be delivered to the load, and must be dissipated as heat. It is thus very important to minimize transformer leakage inductance.

When designing an application, adequate margin should be kept for the worst-case leakage voltage spikes even under overload conditions. In most cases, the reflected output voltage on the primary plus $\mathrm{V}_{\text {IN }}$ should be kept below 510V, as shown in Figure 6. This leaves 120 V margin for the leakage spike across line and load conditions. A larger voltage margin will be required for poorly wound transformers with excessive leakage inductance.
In addition to the voltage spikes, the leakage inductance also causes the DRAIN pin to ring for a while after the power switch turns off. To prevent the voltage ringing from falsely triggering the boundary mode detector, the LT8315 internally blanks the boundary mode detector for 800 ns . Any ringing after 800ns may trigger the power switch to turn back on again before the secondary current falls to zero, so the leakage inductance spike and associated ringing should be limited to less than 800 ns.

## APPLICATIONS INFORMATION



No Snubber

with DZ Snubber

with RC Snubber

Figure 6. Maximum Voltages for SW Pin Flyback Waveform


DZ Snubber


RC Snubber

Figure 7. Snubber Circuits

A snubber circuit is recommended for most applications. Figure 7 shows two types of snubber circuits that can protect the internal power switch: the DZ (diode-Zener) snubber and the RC (resistor-capacitor) snubber. The DZ snubber ensures a well-defined and consistent clamping voltage and has slightly higher power efficiency, while the RC snubber quickly damps the voltage spike ringing and provides better load regulation and EMI performance. Figure 6 shows the flyback waveforms with the $D Z$ and RC snubbers.

For the DZ snubber, proper care must be taken when choosing both the diode and the Zener diode. Choose a fast-recovery diode that has a reverse-voltage rating higher than the maximum DRAIN pin voltage.

The Zener diode breakdown voltage should be chosen to balance power loss and switch voltage protection. The best compromise is to choose the largest voltage breakdown. Use the following equation to make the proper choice:

$$
V_{\text {ZENER(MAX) }} \leq 630 \mathrm{~V}-V_{\operatorname{IN}(\text { MAX })}
$$

Multiple Zener diodes may be placed in series to attain the required voltage and power dissipation.

The Zener diode must be rated to absorb the power loss in the clamp, which is due to energy storage in the leakage inductance and the primary-to-secondary commutation time, which decreases with higher clamp voltage. A 500 mW Zener is typically recommended.

## APPLICATIONS INFORMATION

For the RC snubber, the recommended design approach is to power up at low voltage to avoid overvoltage stress, measure the period of the ringing on the DRAIN pin when the power switch turns off without the snubber ( $\mathrm{T}_{\text {RING }}$ ), and then add capacitance $\mathrm{C}_{\text {SNUBBER }}$ (starting with 100 pF ) until the period of the ringing is 1.5 to 2 times longer ( $\left.\mathrm{T}_{\mathrm{RING}(\text { SNUBBED })}\right)$. The change in period will determine the value of the parasitic capacitance $C_{\text {DRAIN }}$, from which the parasitic inductance LLEAK can also be determined, according to the equations:

$$
\begin{aligned}
& \mathrm{C}_{\text {DRAIN }}=\frac{\mathrm{C}_{\text {SNUBBER }}}{\left(\frac{\mathrm{T}_{\text {RING(SNUBBED })}}{T_{\text {RING }}}\right)^{2}-1} \\
& \mathrm{~L}_{\text {LEAK }}=\left(\frac{\mathrm{T}_{\text {RING }}}{2 \pi}\right)^{2} \cdot \frac{1}{C_{\text {DRAIN }}}
\end{aligned}
$$

With the value of the DRAIN node capacitance and leakage inductance known, a resistor can be added in series with the snubber capacitor to dissipate power and critically dampen the ringing. The equation for deriving the optimal series resistance is:

$$
\mathrm{R}_{\text {SNUBBER }}=\sqrt{\frac{\mathrm{L}_{\text {LEAK }}}{\mathrm{C}_{\text {DRAIN }}}}
$$

Energy absorbed by the RC snubber will be converted to heat and will not be delivered to the load. In high power applications, the snubber resistor may need to be sized for thermal dissipation.
Note that the DRAIN capacitance is often dominated by transformer interwinding capacitance. Also note that oscilloscope probes present considerable loading capacitance. Use of low-capacitance, high-voltage $100 \times$ probes is recommended.

## Leakage Inductance and Output Diode Stress

The output diode may also see increased reverse voltage stresses from leakage inductance. While it nominally sees a reverse voltage of the input voltage divided by NPS plus the output voltage when the MOSFET power switch turns on, the capacitance on the output diode and the leakage inductance form an LC tank which may ring beyond that
expected reverse voltage. A snubber or clamp may be implemented to reduce the voltage spike if it is desired to use a lower reverse voltage diode.

## Secondary Leakage Inductance

Leakage inductance on the secondary forms an inductive divider that effectively reduces the size of the tertiaryreferred flyback pulse used for voltage feedback. This will increase the output voltage by a similar percentage. Note that, unlike leakage spike behavior, this phenomenon is load independent. To the extent that the secondary leakage inductance is a constant percentage of mutual inductance (over manufacturing variations), this can be accommodated by adjusting the $\mathrm{R}_{\mathrm{FB} 2} / \mathrm{R}_{\mathrm{FB} 1}$ resistor ratio.

## Winding Resistance

Resistance in either the primary or secondary will reduce conversion efficiency. Good output voltage regulation will be maintained despite winding resistance due to the boundary/discontinuous conduction mode operation of the LT8315.

## Boundary Mode Detection

Boundary mode is a variable frequency switching scheme that always returns the secondary current to zero with every cycle.
The DCM pin uses a fast, current-input comparator in combination with a small capacitor $\mathrm{C}_{\text {DCM }}$ to detect when the flyback waveform's dV/dt is negative, indicating that the secondary diode has turned off and the flyback pulse on the tertiary winding is falling. To avoid false tripping due to leakage inductance ringing, a blanking time of 800 ns is applied after the switch turns off. The detector triggers when $\mathrm{C}_{\mathrm{DCM}}$ draws $170 \mu \mathrm{~A}$ of current out of the DCM pin. This information is used to set the timing of the FB sample-and-hold and estimate the output current.

This is not the best time to turn the switch on because the DRAIN voltage is still nearly $\mathrm{V}_{\text {IN }}+\left(\mathrm{V}_{\text {OUT }} \bullet \mathrm{N}_{\text {PS }}\right)$, and turning the switch on would waste all the energy stored in the parasitic capacitance on the switching node. When the secondary current reaches zero, discontinuous ringing begins and the energy in the parasitic capacitance on the

## APPLICATIONS INFORMATION

switch node resonates with the transformer's magnetizing inductance, delivering this energy back to $\mathrm{V}_{\operatorname{IN}}$. The minimum voltage of the DRAIN node during this discontinuous ring is $\mathrm{V}_{\text {IN }}-\left(\mathrm{V}_{\text {OUT }} \bullet \mathrm{N}_{\text {PS }}\right)$. This is the optimal moment to turn the switch back on, and the LT8315 does this by sensing when current drawn out of DCM falls to $85 \mu \mathrm{~A}$. This switching technique increases efficiency by up to $5 \%$.
Typical $C_{D C M}$ values range from 10 pF to 100 pF . A good starting value is 47 pF . If the LT8315 is observed not to run in boundary mode, then increasing this capacitor will help. An unnecessarily large $C_{D C M}$ value can cause premature switch turn-on and increased power loss.

Excessive current delivered tothe DCM pin can cause erratic behavior. To avoid this, a resistor $R_{D C M}$ can be added in series with $\mathrm{C}_{\text {DCM }}$ to limit the current. Typical values range from $5 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$.

## Operation Under Light Output Loads

The LT8315 detects the output voltage from the flyback pulse appearing on the tertiary winding, which requires delivering power to the output. Thus, the LT8315 delivers a minimum amount of energy even during light load conditions to ensure accurate output voltage information. The minimum operating frequency at minimum load is approximately 3.5 kHz . The minimum delivery of energy creates a minimum load requirement on the output of approximately $1 \%$ of the maximum load power.
A Zener diode sufficiently rated to handle the minimum load power can be used to provide a minimum load without decreasing efficiency in normal operation. In selecting a Zener diode for this purpose, the Zener voltage should be high enough that the diode does not become the load path during transient conditions but the voltage must still be low enough that the MOSFET and output voltage ratings are not exceeded when the Zener functions as the minimum load.

## Standby Mode Operation

For extremely low no-load power dissipation, the LT8315 features a standby mode which is enabled by tying the SMODE pin to INTV ${ }_{\text {CC. }}$. When the load current has dropped
to zero, the LT8315 reduces its minimum switching frequency by a factor of 16 from 3.5 kHz to 220 Hz .

This reduces the minimum load current by a factor of 16, at the cost of slower transient response. Because the output voltage is sampled only once every 4.6 ms , the LT8315 will be unable to respond to load steps for up to this period.

## Output Current Regulation and Soft-Start

Using duty cycle information and the current limit set by the $V_{C}$ pin, the LT8315 estimates the output current and regulates it to a setpoint determined by the voltage on the IREG/SS pin. The output current is regulated according to the equation:

$$
\mathrm{I}_{\mathrm{OUT}}=\frac{\mathrm{N}_{\mathrm{PS}} \cdot \mathrm{~V}_{\text {IREG } / \mathrm{SS}}}{25 \cdot \mathrm{R}_{\text {SNS }}}
$$

where
VIREG/SS = Voltage on IREG/SS pin.

A trimmed $10 \mu \mathrm{~A}$ current flows out of the IREG/SS pin, so that a resistor tied from this pin to GND programs the output current according to the equation:

$$
\mathrm{R}_{\mathrm{IREG} / \mathrm{SS}}=\frac{2.5 \mathrm{M} \Omega \bullet \mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{R}_{\mathrm{SNS}}}{\mathrm{~N}_{\mathrm{PS}}}
$$

Example: For an application with $\mathrm{R}_{\text {SNS }}=330 \mathrm{~m} \Omega, \mathrm{~N}_{\text {PS }}=$ 10 , and a desired regulated output current $\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}$, an IREG/SS resistor is selected $\mathrm{R}_{\text {IREG }} / \mathrm{SS}=41.2 \mathrm{k} \Omega$.
Circuit parasitics, especially transformer capacitance, will influence the accuracy of output current regulation due to energy delivery to the parasitics. Although this effect is usually small, some iteration may be necessary if accuracy better than $5 \%$ is required. In this case, $\mathrm{R}_{\text {IREG/SS }}$ can be implemented with a rheostat and adjusted until the desired output current is realized, and then replaced with a fixed-value resistor for production. When the rheostat is present, a small bypass capacitor is helpful to attenuate switching interference pickup by the rheostat. Additionally, an RC snubber placed across the secondary rectifier can improve current regulation accuracy.

## APPLICATIONS INFORMATION

Soft-start functionality can also be implemented by connecting a capacitor from the IREG/SS pin to GND. The $10 \mu \mathrm{~A}$ current will act to charge the external soft-start capacitor. At startup, the regulated output current will rise monotonically until reaching voltage regulation. The softstart capacitor then charges entirely and the output current regulation loop will not interfere with voltage regulation.

In order to avoid an undervoltage condition which causes the chip to shut down, the combined capacitance on the $I^{\prime} \mathrm{NV}_{\text {CC }}$ and BIAS pins must be sufficient to power the LT8315 until the output achieves regulation.

If power at $\mathrm{V}_{\text {IN }}$ is removed, over-temperature protection is engaged, undervoltage lockout trips, or overcurrent in the sense resistor is detected, a $20 \Omega$ pull-down switch to GND discharges any capacitance on the IREG/SS pin for the duration of the fault plus $150 \mu \mathrm{~s}$.

## Protection from Shorted Output Conditions

During a shorted output condition, the LT8315 operates at the minimum operating frequency. In normal operation, the tertiary winding provides power to the IC, but the tertiary winding voltage collapses during a shorted condition. This causes the part's INTV ${ }_{\text {CC }}$ UVLO of 8.2 V to shutdown switching and charge throughthe depletion startup current
source. The part starts switching again when INTV ${ }_{C C}$ has reached its turn-on voltage of 12 V .

To protect the output diode from excessive power dissipation during overload conditions, it is advised to program the regulated output current with a resistor $\mathrm{R}_{\text {IREG/Ss }}$. For voltage regulators, the programmed current should be $120 \%$ to $150 \%$ of the maximum load current to ensure current regulation does not interfere with voltage regulation.

## Loop Compensation

The LT8315 is compensated using an external resistorcapacitor network on the $V_{C}$ pin. Typical values are in the range of $R_{C}=100 \mathrm{k} \Omega$ and $C_{C}=47 \mathrm{nF}$. If too large an $R_{C}$ value is used, the part will be more susceptible to high frequency noise and jitter. If too small of an $\mathrm{R}_{\mathrm{C}}$ value is used, the transient performance will suffer. The value choice for $\mathrm{C}_{\mathrm{C}}$ is somewhat the inverse of the $\mathrm{R}_{\mathrm{C}}$ choice: if too small a $\mathrm{C}_{\mathrm{C}}$ value is used, the loop may be unstable and if too large a $C_{C}$ value is used, the transient performance will suffer.
Transient response may be evaluated with a load step box and adjusted with an adjustable RC compensation network. Stability should be confirmed over the full range of load current and input voltage.


Figure 8. 12V High Input Voltage Isolated Flyback Converter

## APPLICATIONS INFORMATION



Figure 9. Wide Input Range Nonisolated 12V Buck Converter


Figure 10. 83\% Efficiency 5V/1.5A Isolated Flyback Converter

## LT8315

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT8315\#packaging for the most recent package drawings.

FE Package
Variation: FE20(16)
20-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1990 Rev Ø)
Exposed Pad Variation BB


NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS 4. RECOMMENDED MINIMUM PCB METAL SIZE
2. DIMENSIONS ARE IN $\frac{\text { MILLIMETERS }}{\text { (INCHES) }}$
3. DRAWING NOT TO SCALE
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150 mm (.006") PER SIDE

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :---: | :---: |
| A | 12/17 | Changed Electrical Characteristics Table Symbols, $\mathrm{V}_{\text {SENSE(MII) }}$, $\mathrm{V}_{\text {SENSE(MAX) }}, \mathrm{V}_{\text {SENSE(ILIM) }}$, to $\mathrm{V}_{\text {SOURCE(MIN) }}$, V SOURCE(MAX) $^{\text {, }}$ SOURCE(ILIM) <br> Corrected graph title EN/UVLO Threshold <br> Corrected $T C_{F}$ equations: Inverted sign of the denominator and added negative sign to $\Delta V_{O U T} / \Delta T$ formula <br> Corrected Table 1 bottom row transformer part number <br> Changed Figure $9 \mathrm{~V}_{\mathrm{IN}}$ range from 20 V to 560 V , to 19 V to 400 V and added new D 3 diode part number and corrected D3 diode symbol <br> Changed Typical Application resistor value of RC network on DCM pin to $20 \mathrm{k} \Omega$ | 3 <br> 5 <br> 12 <br> 14 <br> 21 <br> 24 |

## LT8315

## TYPICAL APPLICATION

85\% Efficient Universal Input Offline Power Supply


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT8304/LT8304-1 | $100 V_{\text {IN }}$ Micropower Isolated Flyback Converter with 150V/2A Switch | Low I Monolithic No-Opto Flyback, S0-8 Package LT8304-1 Is Recommended for High Output Voltages |
| LT8300 | $100 \mathrm{~V}_{\text {IN }}$ Micropower Isolated Flyback Converter with 150V/260mA Switch | Low $\mathrm{I}_{\mathrm{Q}}$ Monolithic No-Opto Flyback, 5-Lead TSOT-23 |
| LT8303 | $100 V_{\text {IN }}$ Micropower Isolated Flyback Converter with 150V/0.45A Switch | Low $\mathrm{I}_{\text {Q }}$ Monolithic No-Opto Flyback, 5-Lead TSOT-23 |
| LT8301 | $42 \mathrm{~V}_{\text {IN }}$ Micropower Isolated Flyback Converter with 65V/1.2A Switch | Low $\mathrm{I}_{\text {Q }}$ Monolithic No-Opto Flyback, 5-Lead TSOT-23 |
| LT8302 | $42 \mathrm{~V}_{\text {IN }}$ Micropower Isolated Flyback Converter with 65V/3.6A Switch | Low IQ Monolithic No-Opto Flyback, S0-8 Package |
| LT8309 | Secondary-Side Synchronous Rectifier Driver | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 40 \mathrm{~V}$, Fast Turn-On and Turn-Off, 5-Lead TSOT-23 |
| $\begin{aligned} & \hline \text { LT3573/LT3574/ } \\ & \text { LT3575 } \end{aligned}$ | 40V Isolated Flyback Converters | Monolithic No-Opto Flybacks with Integrated 1.25A/0.65A/2.5A Switch |
| LT3511/LT3512 | 100V Isolated Flyback Converters | Monolithic No-Opto Flybacks with Integrated $240 \mathrm{~mA} / 420 \mathrm{~mA}$ Switch, MSOP-16(12) |
| LT3748 | 100V Isolated Flyback Controller | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 100 \mathrm{~V}$, No-Opto Flyback, MSOP-16(12) |
| LT3798 | Off-Line Isolated No-Opto Flyback Controller with Active PFC | $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ Limited Only by External Components |
| LT8312 | Boost Controller with Power Factor Correction | $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ Limited Only by External Components |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
DC2337A LT8315HFE\#PBF LT8315EFE\#PBF LT8315IFE\#PBF LT8315HFE\#TRPBF LT8315IFE\#TRPBF LT8315EFE\#TRPBF DC2478A

