

3-Pin Voltage Supervisors with Active-High, Push-Pull Reset

Check for Samples: TLV810M, TLV810R, TLV810S, TLV810Z

FEATURES


- 3-Pin SOT23 Package
- Supply Current: 9 µA (Typical)
- Precision Supply Voltage Monitor:
 2.5 V, 3 V, 3.3 V, 5 V
- Power-On Reset Generator with Fixed Delay Time of 200 ms
- Pin-for-Pin Compatible with MAX810
- Temperature Range: –40°C to +125°C
- Push-Pull, RESET Output

APPLICATIONS

- DSPs, Microcontrollers, and Microprocessors
- Wireless Communication Systems
- Portable/Battery-Powered Equipment
- Programmable Controls
- · Intelligent Instruments
- Industrial Equipment
- Notebook and Desktop Computers
- Automotive Systems

DEVICE FAMILY COMPARISON

DEVICE	FUNCTION
TLV803	Open-Drain, RESET Output
TLV809	Push-Pull, RESET Output
TLV810	Push-Pull, RESET Output




DESCRIPTION

The TLV810 family of supervisory circuits provides circuit initialization and timing supervision, primarily for DSPs and processor-based systems.

During power-on, RESET is asserted when the supply voltage (V_{DD}) becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps RESET active as long as V_{DD} remains below the threshold voltage V_{IT} . An internal timer delays the return of the output to the inactive state (low) to ensure proper system reset. The delay time $(t_{d(typ)} = 200 \text{ ms})$ starts after V_{DD} has risen above the threshold voltage, V_{IT} . When the supply voltage drops below the V_{IT} threshold voltage, the output becomes active (high) again. No external components are required. All the devices in this family have a fixed sense-threshold voltage (V_{IT}) set by an internal voltage divider.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 3-pin SOT-23 package. The TLV810 devices are characterized for operation over a temperature range of -40°C to +125°C.

TYPICAL APPLICATION



NA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	THRESHOLD VOLTAGE	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED OPERATING TEMPERATURE	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA, QUANTITY
TLV810Z	2.25 V	SOT23-3	DBZ	–40°C to +125°C	VOVQ	TLV810ZDBZR	Tape and Reel, 3000
1200102	2.25 V	30123-3	DBZ	-40 C to +125 C	VOVQ	TLV810ZDBZT	Tape and Reel, 250
TLV810R	2.64 V	SOT23-3	DBZ	–40°C to +125°C	VOWQ	TLV810RDBZR	Tape and Reel, 3000
ILVOIUR	2.04 V	50123-3	DBZ	-40 C to +125 C	VOWQ	TLV810RDBZT	Tape and Reel, 250
TLV810S	2.93 V	SOT23-3	DBZ	–40°C to +125°C	VOXQ	TLV810SDBZR	Tape and Reel, 3000
11.08105	2.93 V	50123-3	DBZ	-40 C to +125 C	VOXQ	TLV810SDBZT	Tape and Reel, 250
TLV810M	4.38 V	SOT23-3	DBZ	–40°C to +125°C	VOYQ	TLV810MDBZR	Tape and Reel, 3000
I L V 8 I U I VI	4.30 V	30123-3	DBZ	-40 C t0 +125 C	VOTQ	TLV810MDBZT	Tape and Reel, 250

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or visit the device product folders at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		VALUE		
		MIN	MAX	UNIT
\	V _{DD} ⁽²⁾	0	7	V
Voltage	All other pins ⁽²⁾	-0.3	7	V
	Maximum low output current, I _{OL}		5	mA
Current	Maximum high output current, I _{OH}		- 5	mA
Current	Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})		±20	mA
	Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})		±20	mA
	Operating free-air temperature range, T _A	-40	+125	°C
Temperature	Storage temperature range, T _{stg}	-65	+150	°C
	Soldering temperature		+260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TLV810	
	THERMAL METRIC ⁽¹⁾	DBZ	UNITS
		3 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	286.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	105.6	
θ_{JB}	Junction-to-board thermal resistance	124.4	°C 111
Ψлт	Junction-to-top characterization parameter	25.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	107.9	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	_	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to GND. For reliable operation the device should not be operated at 7 V for more than t = 1000h continuously.





RECOMMENDED OPERATING CONDITIONS

At specified temperature range (unless otherwise noted).

		MIN	MAX	UNIT
V_{DD}	Supply voltage	1.1	6	V
T _A	Operating free-air temperature range	-40	+125	°C

ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 2.0 \text{ V to 6 V}, I_{OH} = -500 \mu\text{A}$	$V_{DD} - 0.2$			
\/	High lovel output volto		$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$	$V_{DD} - 0.4$			V
V _{OH}	High-level output volta	ge	$V_{DD} = 6 \text{ V}, I_{OH} = -4 \text{ mA}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	$V_{DD} - 0.4$			
			$V_{DD} = 6 \text{ V}, I_{OH} = -4 \text{ mA}, T_A = +85^{\circ}\text{C to } +125^{\circ}\text{C}$	$V_{DD} - 0.5$			
			$V_{DD} = 2.5 \text{ V to 6 V}, I_{OL} = 500 \mu\text{A}$			0.2	
V_{OL}	Low-level output voltage	ge	$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$			0.4	V
		V _{DD} = 6 V, I _{OL} = 4 mA				0.4	
	Power-up reset voltage	e ⁽¹⁾	$V_{OH} \ge V_{DD} - 0.2 \text{ V}, I_{OH} = -50 \mu\text{A}$	1.1			V
		TLV810Z		2.20	2.25	2.30	
\	Negative-going input	TLV810R		2.58	2.64	2.70	V
V_{IT-}	threshold voltage (2)	TLV810S		2.87	2.93	2.99	V
		TLV810M		4.28	4.38	4.48	
		TLV810Z			30		
\/	Lhuotavaaia	TLV810R	FO A T 25°C		35		m)/
V_{hys}	Hysteresis	Presis $I_{OH} = -50 \mu A, T_A = +25 ^{\circ} C$	$I_{OH} = -50 \ \mu A, I_A = +25 \ C$		40		mV
		TLV810M			60		
	Cumply ourrant		V _{DD} = 2 V, output unconnected		9	15	
I _{DD}	Supply current		V _{DD} = 6 V, output unconnected		20	30	μA

 ⁽¹⁾ The lowest supply voltage at which RESET becomes valid. t_{r, VDD} ≤ 66.7 ms/V.
 (2) To ensure best stability of the threshold voltage, a bypass capacitor (0.1-µF ceramic) should be placed near the supply terminals.




SWITCHING CHARACTERISTICS


At $T_A = +25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _w	Pulse width at V _{DD}	$V_{DD} = 1.08 V_{IT-}$ to 0.92 V_{IT-}		1		μs
t _d	Delay time	V _{DD} ≥ V _{IT} + 0.2 V; see Timing Diagram	120	200	280	ms

TIMING DIAGRAM



FUNCTIONAL BLOCK DIAGRAM



(1) Parasitic diode.



TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, $V_{IT-} = 4.38$ V, and $V_{DD} = 5.0$ V, unless otherwise noted.

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT




Figure 1.

SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 2.

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




Figure 3.

NORMALIZED INPUT THRESHOLD VOLTAGE vs free-air temperature at v_{DD}





Figure 4.

MINIMUM PULSE DURATION AT V_{DD} vs V_{DD} THRESHOLD OVERDRIVE VOLTAGE (TLV810M)



DELAY TIME vs TEMPERATURE




Figure 6.



APPLICATION INFORMATION

VDD TRANSIENT REJECTION

The TLV810 has built-in rejection of fast transients on the V_{DD} pin. The rejection of transients depends on both the duration and the amplitude of the transient. The amplitude of the transient is measured from the bottom of the transient to the negative threshold voltage of the TLV810, as shown in Figure 7.




Figure 7. Voltage Transient Measurement

The TLV810 does not respond to transients that are fast duration/low amplitude or long duration/small amplitude. Figure 5 shows the relationship between the transient amplitude and the duration needed to trigger a reset. Any combination of duration and amplitude above the curve generates a reset signal.

RESET DURING POWER UP/DOWN

The TLV810 output is valid when V_{DD} is greater than 1.1 V. When V_{DD} is less than 1.1 V, the output is undefined. Figure 8 shows a typical waveform for the power-up sequence.




Figure 8. Power-Up Response



BIDIRECTIONAL RESET PINS

Some microcontrollers have bidirectional reset pins that act as both inputs and outputs. In a situation where both the TLV810 and the microcontroller are attempting to drive the RESET line, a series resistor should be placed between the output of the TLV810 and the RESET pin of the microcontroller to protect against excessive current flow. Figure 9 shows the connection of the TLV810 to a microcontroller using a series resistor to drive a bidirectional RESET line.




Figure 9. Connection to Bidirectional Reset Pin





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV810MDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOYQ	Samples
TLV810MDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOYQ	Samples
TLV810RDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOWQ	Samples
TLV810RDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOWQ	Samples
TLV810SDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOXQ	Samples
TLV810SDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOXQ	Samples
TLV810ZDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOVQ	Samples
TLV810ZDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VOVQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV810MDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810MDBZT	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810RDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810RDBZT	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810SDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810SDBZT	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810ZDBZR	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TLV810ZDBZT	SOT-23	DBZ	3	250	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

www.ti.com 5-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV810MDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV810MDBZT	SOT-23	DBZ	3	250	203.0	203.0	35.0
TLV810RDBZR	SOT-23	DBZ	3	3000	200.0	183.0	25.0
TLV810RDBZT	SOT-23	DBZ	3	250	200.0	183.0	25.0
TLV810SDBZR	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TLV810SDBZT	SOT-23	DBZ	3	250	200.0	183.0	25.0
TLV810ZDBZR	SOT-23	DBZ	3	3000	203.0	203.0	35.0
TLV810ZDBZT	SOT-23	DBZ	3	250	203.0	203.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated