SDLS175 p2536, JANUARY 1980 - REVISED MARCH 1988

- · Will Not Trigger from Clear
- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Teminates Output Pulse
- 'LS422 Has Internal Timing Resistor

### description


The 'LS422 and 'LS423 are identical to 'LS122 and 'LS123 except they cannot be triggered via clear.

These d-c triggered multivibrators feature output-pulse-width control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The 'LS422 contains an internal timing resistor that allows the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.


The 'LS422 and 'LS423 have enough Schmitt hysteresis to ensure jitter-free triggering from the  $\theta$  input with transition rates as slow as 0.1 millivolt per nanosecond. The 'LS422  $R_{int}$  is nominally 10 k ohms.

The SN54LS422 and SN54LS423 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74LS422 and SN74LS423 are characterized for operation from 0°C to 70°C.


SN54LS423...J OR W PACKAGE SN74LS423...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)




SN54LS422 ... J OR W PACKAGE SN74LS422 ... D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS422 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS423 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



- NOTES: 1. An external timing capacitor may be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive).
  - 2. To use the internal timing resistor of 'LS422, connect  $\rm R_{int}$  to  $\rm V_{CC}$
  - For improved pulse width accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/C<sub>ext</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circulted.
  - 4. To obtain variable pulse widths, connect an external variable resistance between Rint or Reaxt/Cext and VCC.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

description (continued)


'LS422 FUNCTION TABLE

'LS423
FUNCTION TABLE


	OUTPUT					
CLEAR	Αì	A2	81	82	O	ā
L	х	х	×	×	L	Н
×	+	н	X	×	LŤ	нt
×	х	X	L	Х	LŤ	нŤ
×	×	X	X	Ł	L.	нt
н	L	Х	†	н	$\Box$	Մ
14	L	×	н	1	л	П
<b>H</b>	×	L	;	н	$\Lambda$	U
H	×	L	Н	t	Л	П
н	н	1	н	н	Л	¥
н	1	1	н	Н	л	IJ
14	<b>.</b>	+4	н	н	П	U

INPL	OUTPUTS			
CLEAR	А В		Q	ã
L	×	×	L	H
×	Н	×	LŤ	нt
х	х	L	LŤ	нī
н	L	t	JŢ.	Л,
н		н	Д	ਪੁ

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.



OUTPUT PULSE CONTROL USING RETRIGGER PULSE





NOTE: Retrigger pulses starting before 0.22 C<sub>ext</sub> (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output pulse will remain unchanged.

FIGURE 1-TYPICAL INPUT/OUTPUT PULSES

POST DEFINE BOX SESONS + DAY TO TENTE TO


### logic symbols†






<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)




Rint is nominally 10 k ohms



Pin numbers shown are for D, J, N, and W packages.

### schematics of inputs and outputs





## SN54LS422, SN54LS423, SN74LS422, SN74LS423 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

### recommended operating conditions

	SN54LS'						
	MIN	MOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			<del>-40</del> 0	μА
Low-level output current, IOL			4	$\vdash$		8	mA
Pulse width, tw	40			40			ns
External timing resistance, Rext	5		180	5		260	kΩ
External capacitance, C <sub>ext</sub>	No	restrict	ion	No	restrict	tion	
Wiring capacitance at Rext/Cext terminal			50		-	50	pF
Operating free-air temperature, TA	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEGT COMPLETIONS!			SN54LS'			SN74LS'			T.,,,,,
	PARAMETER	TEST CONDITIONS†				TYP‡	MAX	MIN	TYP#	MAX	UNIT
VIH	High-level input voltage			· · · · · · · · · · · · · · · · · · ·	2			2			V
VIL	Low-level input voltage			·	1		0.7			8.0	V
VIK	Input clamp voltage	VCC = MIN.	l <sub>I</sub> = -18 mA				-1.5			-1.5	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = 400 μA		2,5	3,5		2.7	3.5		V
Vol	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0,25	0,4		0.25 0.35	0.4 0.5	V
Fį	Input current at maximum input voltage	VCC = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mΔ
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
IIL.	Low-level input current	VCC = MAX,	V <sub>1</sub> ≈ 0.4 V				-0.4			-0.4	mA
ios	Short-circuit output current §	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
lcc	Supply current (quiescent or triggered)	VCC = MAX,	See Note 6	'LS422 'LS423		6 12	11 20		6 12	11 20	mΑ

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. To measure  $V_{OH}$  at Q,  $V_{OL}$  at  $\overline{Q}$ , or  $I_{OS}$  at Q, ground  $R_{ext}/C_{ext}$ , apply 2 V to B and clear, and pulse A from 2 V to 0 V.

## switching characteristics, VCC = 5 V, TA = 25°C, see note 7

PARAMETER <sup>4</sup>	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
	Α					23	3 <b>3</b>	
tPLH T	8	8 0				23	44	ns .
	A	~		D - 510		32	45	
tPHL -	В		C <sub>ext</sub> = 0, C <sub>L</sub> = 15 pF,	$R_{ext} = 5 k\Omega,$ $R_L = 2 k\Omega$		34	56	ns -
t <sub>PHL</sub>	2:-	Q	C[ * 15 pF,			20	27	
†PLH	Clear	Q				28	45	ns
twQ (min)	A or B	Q				116	200	пs
Dw <sup>‡</sup>	A or B	۵	C <sub>ext</sub> = 1000 pF, C <sub>L</sub> = 15 pF,	$R_{ext} = 10 \text{ k}\Omega$ , $R_L = 2 \text{ k}\Omega$	4	4.5	5	μs

 $<sup>\</sup>P_{t_{\mathbf{WQ}}} = \text{width of pulse output Q.}$ 

NOTE 7: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at VCC = 5 V, TA = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>6.</sup> With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock

### TYPICAL APPLICATION DATA FOR 'LS422, 'LS423<sup>†</sup>

The basic output pulse width is essentially determined by the values of external capacitance and timing resistance. For pulse widths when  $C_{\rm ext} \leq 1000\,$  pF, use Figure 3. For  $C_{\rm ext}$  between 0.1 nF and 1  $\mu$ F, the pulse width may be defined as:

with K obtained from Figure 4.

When  $C_{\text{ext}} \ge 1 \,\mu\text{F}$ , the output pulse width is defined as:

$$t_W \approx 0.33 \cdot R_T \cdot C_{ext}$$


Where

RT is in kilohms (internal or external timing resistance)

Cext is in pF


tw is in nanoseconds

For maximum noise immunity, system ground should be applied to the  $C_{\text{ext}}$  node, even though the  $C_{\text{ext}}$  node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS422 and 'LS423, a switching diode is not required to prevent reverse biasing when using electrolytic capacitors.



TIMING COMPONENT CONNECTIONS FIGURE 2

# 'LS422, 'LS423 TYPICAL OUTPUT PULSE WIDTH VS





† This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.

FIGURE 3




### TYPICAL APPLICATION DATA FOR 'LS422, 'LS423 †





### VARIATION IN OUTPUT PULSE WIDTH



# FREE-AIR TEMPERATURE 12% VCC = 5 V

VARIATION IN OUTPUT PULSE WIDTH




FIGURE 7

NOTE 8: For the LS422, the internal timing resistor, Rint was used. For the LS422/423, an external timing resistor was used for RT. † Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable for SN54LS422 and SN54LS423 only.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

## TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS423NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 30-Dec-2020



### \*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS423NSR	SO	NS	16	2000	853.0	449.0	35.0	

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated