NOTIC THIS REVISION DESCRIBED BELOV	E OF REVISI	•	DOCUMENT LISTED	1. DATE (YYMMDD) 96-03-22	Form Approved OMB No. 0704-0188
Public reporting burden for this collection is estimate sources, gathering and maintaining the data need estimate or any other aspect of this collection of in	ated to average 2 hours red, and completing and information, including sug-	per response, including the t reviewing the collection of in gestions for reducing this bu	time for reviewing instruction formation. Send comments inden, to Department of Defe	ns, searching existing data regarding this burden ense, Washingtion	2. PROCURING ACTIVITY NO.
Public reporting burden for this collection is estimal sources, gathering and maintaining the data need estimate or any other aspect of this collection of in Headquarters Services, Directorate for Information Office of Management and Budget, Paperwork RePLEASE DO NOT RETURN YOUR COMPLETED ISSUING CONTRACTING OFFICER FOR THE C	1 Operations and Reports duction Project (0704-01) FORM TO EITHER OF ONTRACT/ PROCURIN	š, 1215 Jefferson Dăvis Higl 188), Washington, DC 20503 THESE ADDRESSED. RE IG ACTIVITY NUMBER LIST	hway, Suite 1204, Adington, 3. TURN COMPLETED FORI TED IN ITEM 2 OF THIS FO	VA 22202-4302, and to the ATO THE GOVERNMENT IRM.	3. DODAAC
4. ORIGINATOR	b. ADDRESS Defense Ele	(Street, City, State, Zectronics Supply Cent	(ip Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R081-96
a. TYPED NAME (First, Middle Initial, Last)	ngton Pike 45444-5765		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-85526	
9. TITLE OF DOCUMENT	<u> </u>		40. 55./(5/04/157		11. ECP NO.
MICROCIRCUITS, DIGITAL, 2K X 8 MONOLITHIC SILICON	BIT BIPOLAR PRO	DM,	a. CURRENT	b. NEW B	N/A
12. CONFIGURATION ITEM (OR SYSTAIL	TEM) TO WHICH E	ECP APPLIES	<u> </u>		
13. DESCRIPTION OF REVISION		· · · · · · · · · · · · · · · · · · ·			
Page 1: Revisions ltr column	. add 11011		•		
Revisions description Revisions date column	n column; add "C n; add "96-03-22		nce with NOR 5962-F	R081-96".	
Revision level block; Rev status of pages;		iiBii *			
Page 1: Add "CURRENT CAGE COO	DE 67268" as sho	wn on the attached	sheet.		
					,
				·	
14. THIS SECTION FOR GOVERNMEN	IT USE ONLY				
a. (X one) X (1) Existing doc	ument supplement	ed by the NOR may b	e used in manufactur	e .	
(2) Revised doc	ument must be rec	ceived before manufac	cturer may incorporate	this change.	
(3) Custodian o	f master document	shall make above rev	vision and furnish revi	sed document.	
b. ACTIVITY AUTHORIZED TO APPRO	VE CHANGE FOR	RGOVERNMENT	c. TYPED NAME (F	irst. Middle Initial. Last,)
DESC-ELDS			Michael A. Frye		
d. TITLE		e. SIGNATURE			f. DATE SIGNED
Chief, Microelectronics		Michael A. Frye			(YYMMDD) 96-03-22
15a. ACTIVITY ACCOMPLISHING REV	/ISION	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DESC-ELDS		Gary L. Gross			96-03-22

DD Form 1695, APR 92


Previous editions are obsolete.

										RE	vis	101	ıs						
				LTR	Τ			DE	SCRI	PTIC	N				DA	TE	AF	PRO	VED
				А	Up	date	ven	dor'	ph 4 s pa ges	rt n	umbe	rs. ut.			22 J 198		nc	all	ude
							İ												
	,																		
REV		Щ	\dashv		_		\sqcup	_		╄	Ш	Ц	_	_	4	4	\bot	Н	4
PAGE			-		╀	-	\vdash	-+		+-	├	\vdash		+	-	+	+	H	+
REV STATUS OF PAGES	REV PAGES	A	-	A	╁	Н	\dashv	-+	+			\vdash	-+	A	\dashv	╁	╁	╁┼	+
J. 17420	FAGES	1 2	3	4 5 ED E	6	7	8	9	0 1	14 17	13	14	15	14	_				ᆣ
Defense Electron	ics	IS	ሲ ጠ	dr	ີ່	Ro	On	برو		MI	LI	I P	١H	Y	U	K/	4 W	NIV	١G
		CHE			_				7	III De	parti	ment	s an	d A	genci		se by of the		
Supply Center		19	α	Ði	Y Ca	بمدر	3.5	<u>ب</u>)epar	tmen	t of	Defe	nse					
Supply Center			ست.	EP /	ÍΥ	11			7,1	ITLI	E: MI	CROC	IRC	UITS	, DI	GITA	AL,	וזר כ	
Supply Center Payton, Ohio		AP	יזאנרי			1/			141	v 9	DII	DIF	ULAI	n Ph	wr,	ION	JL I I I	110 3	דו זרי
Supply Center Dayton, Ohio Driginal date If drawing:		APA	M	Ma	w	12-						_							ILIC
Supply Center Dayton, Ohio Driginal date	r 1986	SIZ	Mi	COD				NO.	+,	wg			```	_		· ·			ILIC
Supply Center Dayton, Ohio Driginal date of drawing:	r 1986		M (A		49 49			NO.	1	wg			62-	8	552	26			ILIC

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193 MAY 86

- 1. SCOPE
- 1.1~Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1~of~MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	27PS191	2048 X 8-bit bipolar PROM (three-state)	75 ns
02	27PS191A	2048 X 8-bit bipolar PROM (three-state)	65 ns
03	27PS291	2048 X 8-bit bipolar PROM (three-state)	75 ns
04	27PS291A	2048 X 8-bit bipolar PROM (three-state)	65 ns

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline	Cipry 4	4
J	D-3 (24-lead, 1/2" X 1 1/4"), dua	l-in-line package	
К	F-6 (24-lead, 3/8" X 5/8"), flat		
Ĺ	D-9 (24-lead, 1/4" X 1 1/4"), dua	1-in-line package ←P	ш.3
X	C-12 (32-terminal, .450" X .550") carrier	, rectangular chip U	etypk E 52
3	C-4 (28-terminal, .450" X .450"), carrier	square chip	
		1	

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO		2-85526
		REV		PAGE	2

1.3 Absolute maximum ratings.

-0.5 V dc to +7.0 V dc -0.5 V dc to +5.5 V dc -65°C to + 150°C Supply voltage range- - - - - - - - - - - - - - -Input voltage range - - - - - - - - - - - -Storage temperature range - - - - - - - - - - -Maximum power dissipation $(P_D) \frac{1}{2} / - - - - - - -$ 1.02 W Lead temperature (soldering, 10 seconds) - - - - -300°C Thermal resistance, junction-to-case (θ_{JC}) : 2/See MIL-M-38510, appendix C 80°C/W 3/ 80°C/W 3/ DC voltage applied to outputs (except during programming)-------0.5 V to $+V_{CC}$ maximum DC voltage applied to outputs during programming --Output current into outputs during programming (maximum duration of 1 s) - - - - -DC input current- - - --30 mA to +5 mA

1.4 Recommended operating conditions.

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- $\overline{1/}$ Must withstand the added P_D due to short circuit test (e.g., I_{OS}).
- 2/ Heat sinking is recommended to reduce the junction temperature.
- 3/ When a thermal resistance value for this case is included in MIL-M-38510, appendix C, that value shall supersede the value indicated herein.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	14933	DWG NO. 5962-855	26
DAYTON, OHIO		REV	PAGE	3

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
- 3.2.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 Programmed device. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Yerification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

MILITARY DRAWING	SIZE	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 4

DESC FORM 193A FFB 86

Test	Symbol	Conditions	 Group A	Device	Limi		Unit
		-55°C <u><</u> T _C <u><</u> +125°C	subgroups		i Mîn I		Γ
Output high voltage	V _{OH}	VCC = MIN, IOH = -2.0 mA VIN = VIH or VIL	1,2,3	A11 	2.4	1	٧
Output low voltage	Y _{OL}	V _{CC} = MIN, I _{OL} = 16 mA V _{IN} = V _{IH} or V _{IL}	1,2,3	T A11 		10.50 	٧
Input high level	IV _{IH}		1,2,3	T All 	12.0] 	٧
input low level	VIL	Guaranteed input logical low voltage for all inputs 1/	1,2,3	 A11 		 0.8 	γ
input low current	IIL	V _{CC} = MAX, V _{IN} = 0.45 V	1,2,3	 A11 	 	-250 	μА
Input high current	IIIH	VCC = MAX,	1,2,3	A11] 	40	μА
Output short circuit current	I _{0S}	V _{CC} = MAX, V _{OUT} = 0.0 V 2/	1,2,3	A11 	-15 	-90	mA
ower supply current	Icc		1,2,3	A11	 	185	mA
ower down supply current	ICCD		1,2,3	A11	 	80	mA
nput clamp voltage	VI	V _{CC} = MIN, I _{IN} = -18 mA	1,2,3	All	I I I	 -1.2 	٧
utput leakage current	ICEX	$ V_{CC} = WAX$ $ V_{CC} = V_{CC}$	1,2,3	A11		40	μА
		V _{CS1} = 2.4 V V ₀ = 0.4 V	7 1			-40	

See footnotes at end of table.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE 5

DESC FORM 193A FEB 86

	TABLE I. E	Electrical performance characte	<u>ristics</u> - Conti	nued.			
Test	Symbol		Group A subgroups	Device type	Limi Min 	ts Max	Unit
Input capacitance	CIN	$V_{IN} = 2.0 \text{ V at } f = 1 \text{ MHz}$	4	A11		8	pF
Output capacitance	C _{OUT}	$V_{OUT} = 2.0 \text{ V at } f = 1 \text{ MHz}$	4	A11		14	pF
Address access time	t _{AA}	See figures 4 and 5	9,10,11	01, 03 02, 04		75 75 65	ns ns
Enable access time	t _{EA}	See figures 4 and 5 <u>5</u> /	9,10,11	01, 03 02, 04		90	ns ns
Enable recovery time	t _{ER}	See figures 4 and 5 <u>5</u> /	9,10,11	01, 03 02, 04		45 30	ns ns
Power switched address access time	tAAPS	See figures 4 and 5	9,10,11	01, 03 02, 04		 90 75 	ns ns

- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 2/ Not more than one output should be shorted at a time. Duration of the short circuit should not be more than 1 second.
- $^{3/}$ These parameters are not 100 percent tested, but are tested initially and after any design or process change affecting $C_{ ext{IN}}$ or $C_{ ext{OUT}}$.
- $\underline{4}/$ t_{AA} is tested with switch S₁ closed and C_L = 30 pF.
- $^{5/}$ t_{EA} is tested with C $_L$ = 30 pF to the 1.5 V level; S_1 is open for high impedance to high tests and closed for high impedance to low tests. t_{ER} is tested with C $_L$ = 5 pF. High to high impedance tests are made with S_1 open to an output voltage of v_{OH} -0.5 V with S_1 open; low-to-high impedance tests are made to the v_{OL} +0.5 V level with S_1 closed.

MILITARY DRAWING	SIZE	14933	DWG NO. 5962-85526			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV		PAGE 6		
DESC FORM 193A FEB 86						

Cases J, K, and L $\mathsf{v}_{\mathsf{CC}} \,\, \mathsf{A_8} \,\, \mathsf{A_9} \,\, \mathsf{A_{10}} \,\, \overline{\mathsf{CS}}_1 \,\, \mathsf{cs_2} \,\, \mathsf{cs_3} \,\, \mathsf{o_7} \,\, \mathsf{o_6} \,\, \mathsf{o_5} \,\, \mathsf{o_4} \,\, \mathsf{o_3}$ 24 23 22 21 20 19 18 17 16 15 14 13 10 11 12 2 A7 A6 A5 A4 A3 A2 A1 A0 00 01 02 GND A6 A7 NC NC VCC NC A8 Case 3 A5 A6 A7 NC VCC A8 A9 1 32 31 30₂₉ 28 27 26 25 A₁₀ 3 2 A₁₀ Aз 6 NC 24 CS1 A2 CS₁ 23 $\frac{3}{5}$ cs₂ cs_2 22 (cs3 A₀ 21 S NC cs₃ 10 NC 20 } 07 00 19 06 07 06 01 02 GND NC 03 04 05 0_2 NC GND 0_3 NC 0_4 0_5 NOTE: Pin 1 is marked for orientation FIGURE 1. Terminal connections. CODE IDENT. NO. SIZE DWG NO. **MILITARY DRAWING** 14933 Α 5962-85526 **DEFENSE ELECTRONICS SUPPLY CENTER**

REV

PAGE

Case X

Α4

Aз

٨2

 \mathbf{A}_{1}

Aο

NC

00

01

DESC FORM 193A **FEB 86**

12

DAYTON, OHIO


lWord no.	Enable	e	\ \ !				A	ddre	ss						,	<u>i</u>		0	ata			
 		cs ₂	cs ₃	A 10	A ₉	 A ₈ 8	 A ₇ 	A ₆	 A ₅ 	 A ₄	 A ₃	IA ₂	A ₁	A ₀	00	0 1	10 ₂	03	04	05	06	0,
l NA	l L	H	 H 	X	X	X	I X	X X	I X	I X	I X	I X	X	X	 L 	 L 	l L I	l l L l	 L 	 L 	L	 L
 	 L	i I H	i L I	T X	X	i x	l X	X	I X	X	IX	X 	X	l X	loc	OC	10C	 0C 	loc	loc I	OC	oc
i	L	l L	 H	X	X	l X	i x	X	I X	I X 	 X 	X	i x	X	loc	OC	loc l	loc I	OC	loc	10C	000
İ	і н	н	Т н	İX	l X	X	l X	l X	I X	l X	I X	X	l X	T X	loc	000	1 10C	OC	00	loc	OC	oc


NOTES:

NA = Not applicable. X = Input may be high level, low level, or open circuit.OC = Open circuit (high resistance output).

FIGURE 2. Truth table.

MILITARY DRAWING	SIZE CODE IDENT. NO. 14933		DWG NO. 5962-85526		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV		PAGE	8





NOTE: Level on output while $\overline{\text{CS}}_1$, is high or CS_2 or CS_3 are low is determined externally.

KEY TO SWITCHING WAVEFORMS




FIGURE 5. Switching waveform.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	A 14933		DWG NO. 5962-85526		
		REV	PAGE 10		

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\rm IN}/C_{\rm OUT}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of group A, subgroups 9, 10, and 11. Either of two techniques is acceptable:
 - (1) Testing the entire lot using additional built-in test circuitry which allows the manufacturer to verify programmability and ac performance without programming the user array. If this is done, the resulting test pattern shall be verified on all devices during subgroups 9, 10, and 11, group A testing in accordance with the sampling plan specified in MIL-STD-883, method 5005.
 - (2) If such compliance cannot be tested on an unprogrammed device, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than four total device failures allowable. Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroup 9, 10, and 11. If more than two devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than four total device failures allowable.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	1933	. NO.	DWG NO. 5962-85526		
DAYTON, OHIO		REV	A		PAGE	11

- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
 - c. The group C, subgroup sample shall include devices tested in accordance with paragraph 4.3.1d.

TABLE II. Electrical test requirements.

 MIL-STD-883 test requirements 	Subgroups (per method 5005, table I) 1/
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004) for unprogrammed devices	1 1 2/, 2, 3, 7 2/ 3/, 1 8 3/, 9, 10, 11
Final electrical test parameters (method 5004) for programmed devices	1 2/, 2, 3, 7 <u>2</u> / <u>3</u> /, 8 <u>3</u> /, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7 <u>3/, 8 3/,</u> 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7 <u>3</u> /, 8 <u>3</u> /
Additional electrical subgroups for group C periodic inspections	

- $\underline{1}^{\prime}$ Any or all subgroups may be combined when using high speed memory testers.
- 2/ PDA applies to subgroups 1 and 7.
- $\frac{3}{2}$ Subgroups 7 and 8 shall consist of verifying the pattern specified.

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 12		

- 4.4 Programming procedures for method A.
 - a. Connect the device in the electrical configuration for programming. The waveforms on figure 6 and the programming characteristics of table III shall apply to these procedures.
 - b. Terminate all outputs to $V_{\mbox{\scriptsize ONP}}$ through a pull-up resistor R.
 - c. Apply V_{CCP} to V_{CC} .
 - d. Connect $\overline{\text{CS}}_1$ to V_{ILP} ; connect CS_2 and CS_3 to V_{IHP} .
 - e. Address the PROM with the binary address of the selected word to be programmed.
 - f. After a delay of t_1 , apply V_{OP} for a duration of t_p + rise time of CS $_1$ input + t_2 to the output selected for programming. After a delay of t_2 + rise time of programmed output, apply V_{CS_1P} for a duration of t_p + rise time of programmed output + t_3 to the CS $_1$ input; $\overline{\text{CS}}_1$ is then reduced to V_{ILP} .
 - g. After a delay of t4, opening of the fuse is verified. During verification, V_{CCP} remains unchanged at V_{CCP} .
 - h. The outputs should be programmed one at a time, since the internal decoding circuitry is capable of sinking only one unit of programming current at a time. Note that the PROM is supplied with fuses generating a low-level logic output. Programming a fuse will cause the output to go to a high level logic in the verify mode.
 - i. Repeat steps 4.4a through 4.4g for all bits to be programmed.
 - j. If any unit does not verify as programmed, it shall be considered a programming reject.

TABLE III. Programming characteristics for method A.

Test	Symbol	Conditions T _C = +25°C	Li	 Unit	
		1/ 2/ 3/ 4/	Min	Max I	Ì
V _{CC} during programming	V _{CCP}		5.0	5.5	٧
Input high level during programming	VIHP		2.4	5.5	٧
Input low level during programming	VILP		0.0	0.45	٧
CS ₁ voltage during programming	VCS _{1P}		14.5	15.5	٧

See footnotes at end of table.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	14933		DWG NO. 5962-85526		
DAYTON, OHIO			REV		PAGE	13

Test	Symbol	Conditions T +25°C	T Lin	ii ts	 Unit
	Symbol	$T_{C} = +25^{\circ}C$ 1/ 2/ 3/ 4/	Min	Max	
Output voltage during programming	V _{OP}		19.5	20.5	V
Voltage on outputs not to be programmed	YONP		0	VCCP 1+0.3	٧
Current into outputs not to be programmed	IONP		1	20	mA I
Rate of output voltage change	d(V _{OP}) /dt		20	250	 V/μs
Rate of CS ₁ voltage change	d(VCS ₁) /dt		100	1000	 V/μS
Programming period	t _p		50	100	μS

- 1/ All delays between edges are specified from completion of the first edge to beginning of the second edge: i.e., not to the midpoints.
- 2/ Delays $t_1,\ t_2,\ t_3,$ and t_4 must be greater than 100 ns, maximum delays of $1~\mu s$ are recommended to minimize heating during programming.
- 3/ During t_{γ} , the output being programmed is switched to the load R and read to determine if the fuse is open.
- 4/ Outputs not being programmed are connected to V_{ONP} through resistor R which provides output current limiting.

MILITARY DRAWING	SIZE	14933	DWG NO. 5962-85526		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 14		




FIGURE 6. Programming waveform.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	14933	DWG NO. 5962-85526		
DAYTON, OHIO		REV		PAGE	15

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /	Replacement military specification part number
5962-8552601JX -	34335	AM27PS191/BJA	
5962-8552601KX	34335	AM27PS191/8KA	
5962-8552601XX	34335	AM27PS191/BUA	l
5962-85526013X	34335	AM27PS191/B3A	
5962-8552602JX	34335	AM27PS191A/BJA	1
5962-8552602KX	34335	AM27PS191A/BKA	1
5962-8552602XX	34335	AM27PS191A/BUA	
5962-85526023X	34335	AM27PS191A/B3A	1
5962-8552603LX	34335	AM27PS291/BLA	
5962-8552604LX	34335	AM27PS291A/BLA	1
	1 1		1

 $\frac{1}{to\ this}$. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE	Vendor name	Programming	Fusable
number	and address	procedure	<u>link</u>
34335	Advanced Micro Devices, Incorporated 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088	A	Platinum silicide fuse

MILITARY DRAWING	SIZE A	14933	DWG NO. 5962-85526
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE 16

DESC FORM 193A FEB 86

012615 _ _ _