## EFM32 Giant Gecko Family EFM32GG Data Sheet

## The EFM32 Giant Gecko MCUs are the world's most energyfriendly microcontrollers.

The EFM32GG offers unmatched performance and ultra low power consumption in both active and sleep modes. EFM32GG devices consume as little as $0.6 \mu \mathrm{~A}$ in Stop mode and $180 \mu \mathrm{~A} / \mathrm{MHz}$ in Run mode. It also features autonomous peripherals, high overall chip and analog integration, and the performance of the industry standard 32-bit ARM CortexM3 processor, making it perfect for battery-powered systems and systems with high-performance, low-energy requirements.

EFM32GG applications include the following:

- Smart metering
- Water metering
- Gas metering
- Industrial and home automation
- Alarm and security systems
- Health and fitness applications


## KEY FEATURES

- ARM Cortex-M3 at 48 MHz
- Ultra low power operation
- $0.6 \mu \mathrm{~A}$ current in Stop (EM3), with brown-out detection and RAM retention
- $45 \mu \mathrm{~A} / \mathrm{MHz}$ in EM1
- $180 \mu \mathrm{~A} / \mathrm{MHz}$ in Run mode (EMO)
- Fast wake-up time of $2 \mu \mathrm{~s}$
- Hardware cryptography (AES)
- Up to 1024 kB of Flash and 128 kB of RAM

| Core / Memory |  |  | Clock Management |  | Energy Management |  | Security |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARM Cortex ${ }^{\text {TM }}$ M3 processor | Memory <br> Protection Unit |  | High Frequency Crystal Oscillator | High Frequency RC Oscillator | Voltage Regulator | Voltage Comparator | Hardware AES |
|  |  |  | Auxiliary High Freq. RC Osc. | Low Freq. RC Oscillator | Brown-out Detector | Power-on Reset |  |
| Flash Program Memory | Debug w/ ETM |  | Freq. RC Osc. | RC Oscillator | Detector | Reset |  |
| RAM Memory | DMA Controller |  | Low Frequency Crystal Oscillator | Ultra Low Freq. RC Oscillator | Back-up Power Domain |  |  |
| 32-bit bus |  |  |  |  |  |  |  |
| Peripheral Reflex System |  |  |  |  |  |  |  |
| Serial Interfaces |  | I/O Ports |  | Timers and Triggers |  | Analog Interfaces |  |
| USART | UART | External Bus Interface | TFT Driver | Timer/Counter | LeSENSE | ADC | LCD Controller |
| Low Energy | $1^{2} \mathrm{C}$ | External Interrupts | General <br> Purpose I/O | Low Energy Timer <br> Pulse Counter | Real Time Counter | DAC | Operational Amplifier |
| USB |  | Pin Reset | Pin Wakeup | Back-up RTC |  | Analog Comparator |  |
| Lowest power mode with peripheral operational: |  |  |  |  |  |  |  |
| EM0 - Active |  | - Sleep | EM2 | eep Sleep | EM3 - S |  | EM4 - Shutoff |

## 1. Feature List

- ARM Cortex-M3 CPU platform
- High Performance 32-bit processor @ up to 48 MHz
- DSP instruction support and floating-point unit
- Memory Protection Unit
- Flexible Energy Management System
- 20 nA @ 3 V Shutoff Mode
- $0.4 \mu \mathrm{~A} @ 3 \mathrm{~V}$ Shutoff Mode with RTC
- $0.8 \mu \mathrm{~A} @ 3 \mathrm{~V}$ Stop Mode, including Power-on Reset, Brown-out Detector, RAM and CPU retention
- $1.1 \mu \mathrm{~A} @ 3$ V Deep Sleep Mode, including RTC with 32.768 kHz oscillator, Power-on Reset, Brown-out Detector, RAM and CPU retention
- $80 \mu \mathrm{~A} / \mathrm{MHz}$ @ 3 V Sleep Mode
- $219 \mu \mathrm{~A} / \mathrm{MHz}$ @ 3 V Run Mode, with code executed from flash
- 1024/512 KB Flash
- Read-while-write support
- 128 KB RAM
- Up to 93 General Purpose I/O pins
- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- Configurable peripheral I/O locations
- 16 asynchronous external interrupts
- Output state retention and wake-up from Shutoff Mode
- 12 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS) for autonomous inter- peripheral signaling
- Hardware AES with 128/256-bit keys in 54/75 cycles
- Timers/Counters
- $4 \times 16$-bit Timer/Counter
- $4 \times 3$ Compare/Capture/PWM channels
- Dead-Time Insertion on TIMER0
- 16-bit Low Energy Timer
- $1 \times 24$-bit Real-Time Counter and $1 \times 32$-bit Real-Time Counter
- $3 \times 16 / 8$-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator @ 50 nA
- Integrated LCD Controller for up to $8 \times 36$ segments
- Voltage boost, adjustable contrast and autonomous animation
- Backup Power Domain
- RTC and retention registers in a separate power domain, available in all energy modes
- Operation from backup battery when main power drains out
- External Bus Interface for up to $4 \times 256$ MB of external memory mapped space
- TFT Controller with Direct Drive
- Communication interfaces
- Up to $3 \times$ Universal Synchronous/Asynchronous Receiver/ Transmitter
- UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
- $2 \times$ Universal Asynchronous Receiver/Transmitter
- $2 \times$ Low Energy UART
- Autonomous operation with DMA in Deep Sleep Mode
- $2 \times I^{2} \mathrm{C}$ Interface with SMBus support
- Address recognition in Stop Mode
- Universal Serial Bus (USB) with Host \& OTG support
- Fully USB 2.0 compliant
- On-chip PHY and embedded 5V to 3.3 V regulator
- Ultra low power precision analog peripherals
- 12-bit 1 Msamples/s Analog to Digital Converter
- 8 single ended channels/4 differential channels
- On-chip temperature sensor
- 12-bit 500 ksamples/s Digital to Analog Converter
- 2 single ended channels/1 differential channel
- Up to $2 \times$ Analog Comparator
- Capacitive sensing with up to 16 inputs
- $3 \times$ Operational Amplifier
- 6.1 MHz GBW, Rail-to-rail, Programmable Gain
- Supply Voltage Comparator
- Low Energy Sensor Interface (LESENSE)
- Autonomous sensor monitoring in Deep Sleep Mode
- Wide range of sensors supported, including LC sensors and capacitive buttons
- Ultra efficient Power-on Reset and Brown-Out Detector
- Debug Interface
- 2-pin Serial Wire Debug interface
- 1-pin Serial Wire Viewer
- Embedded Trace Module v3.5 (ETM)
- Pre-Programmed USB/UART Bootloader
- Temperature range -40 to $85^{\circ} \mathrm{C}$
- Single power supply 1.98 to 3.8 V
- Packages:
- BGA112
- BGA120
- LQFP100
- TQFP64
- QFN64
- Full wafer


## 2. Ordering Information

The following table shows the available EFM32GG devices.
Table 2.1. Ordering Information

| Ordering Code | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature ( $\left.{ }^{\circ} \mathrm{C}\right)$ | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EFM32GG230F512G-E-QFN64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG230F1024G-E-QFN64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG232F512G-E-QFP64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG232F1024G-E-QFP64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG280F512G-E-QFP100 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG280F1024G-E-QFP100 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG290F512G-E-BGA112 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG290F1024G-E-BGA112 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG295F512G-E-BGA120 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG295F1024G-E-BGA120 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG330F512G-E-QFN64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG330F1024G-E-QFN64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG332F512G-E-QFP64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG332F1024G-E-QFP64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG380F512G-E-QFP100 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG380F1024G-E-QFP100 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG390F512G-E-BGA112 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG390F1024G-E-BGA112 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG395F512G-E-BGA120 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG395F1024G-E-BGA120 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG840F512G-E-QFN64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG840F1024G-E-QFN64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | QFN64 |
| EFM32GG842F512G-E-QFP64 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG842F1024G-E-QFP64 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | TQFP64 |
| EFM32GG880F512G-E-QFP100 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG880F1024G-E-QFP100 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | LQFP100 |
| EFM32GG890F512G-E-BGA112 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG890F1024G-E-BGA112 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA112 |
| EFM32GG895F512G-E-BGA120 | 512 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG895F1024G-E-BGA120 | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | BGA120 |
| EFM32GG900F512G-E-D1I | 512 | 128 | 48 | 1.9-3.8 | -40-85 | Wafer |
| EFM32GG900F1024G-E-D1I | 1024 | 128 | 48 | 1.98-3.8 | -40-85 | Wafer |


| Ordering Code | Flash (kB) | RAM (kB) | Max Speed <br> $(\mathrm{MHz})$ | Supply <br> Voltage $(\mathrm{V})$ | Temperature <br> $\left({ }^{\circ} \mathrm{C}\right)$ | Package |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| EFM32GG940F512G-E-QFN64 | 512 | 128 | 48 | $1.98-3.8$ | $-40-85$ | QFN64 |
| EFM32GG940F1024G-E-QFN64 | 1024 | 128 | 48 | $1.98-3.8$ | $-40-85$ | QFN64 |
| EFM32GG942F512G-E-QFP64 | 512 | 128 | 48 | $1.98-3.8$ | $-40-85$ | TQFP64 |
| EFM32GG942F1024G-E-QFP64 | 1024 | 128 | 48 | $1.98-3.8$ | $-40-85$ | TQFP64 |
| EFM32GG980F512G-E-QFP100 | 512 | 128 | 48 | $1.98-3.8$ | $-40-85$ | LQFP100 |
| EFM32GG980F1024G-E-QFP100 | 1024 | 128 | 48 | $1.98-3.8$ | $-40-85$ | LQFP100 |
| EFM32GG990F512G-E-BGA112 | 512 | 128 | 48 | $1.98-3.8$ | $-40-85$ | BGA112 |
| EFM32GG990F1024G-E-BGA112 | 1024 | 128 | 48 | $1.98-3.8$ | $-40-85$ | BGA112 |
| EFM32GG995F512G-E-BGA120 | 512 | 128 | 48 | $1.98-3.8$ | $-40-85$ | BGA120 |
| EFM32GG995F1024G-E-BGA120 | 1024 | 128 | 48 | $1.98-3.8$ | $-40-85$ | BGA120 |

## EFM32 GG 995 F 256 G - E - BGA 120 R



Figure 2.1. Ordering Code Decoder

Adding the suffix 'R' to the part number (e.g. EFM32GGF256G-E-BGA120R) denotes tape and reel.
Visit http://www.silabs.com for information on global distributors and representatives.

## Table of Contents

1. Feature List ..... 2
2. Ordering Information ..... 4
3. System Summary. ..... 12
3.1 System Introduction ..... 12
3.1.1 ARM Cortex-M3 Core ..... 12
3.1.2 Debug Interface (DBG). ..... 12
3.1.3 Memory System Controller (MSC) ..... 12
3.1.4 Direct Memory Access Controller (DMA) ..... 13
3.1.5 Reset Management Unit (RMU) ..... 13
3.1.6 Energy Management Unit (EMU) ..... 13
3.1.7 Clock Management Unit (CMU) ..... 13
3.1.8 Watchdog (WDOG) ..... 13
3.1.9 Peripheral Reflex System (PRS) ..... 13
3.1.10 External Bus Interface (EBI) ..... 13
3.1.11 TFT Direct Drive ..... 13
3.1.12 Universal Serial Bus Controller (USB) ..... 13
3.1.13 Inter-Integrated Circuit Interface (I2C) ..... 14
3.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) ..... 14
3.1.15 Pre-Programmed USB/UART Bootloader ..... 14
3.1.16 Universal Asynchronous Receiver/Transmitter (UART) ..... 14
3.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) ..... 14
3.1.18 Timer/Counter (TIMER) ..... 14
3.1.19 Real Time Counter (RTC) ..... 14
3.1.20 Backup Real Time Counter (BURTC) ..... 14
3.1.21 Low Energy Timer (LETIMER) ..... 14
3.1.22 Pulse Counter (PCNT) ..... 14
3.1.23 Analog Comparator (ACMP) ..... 15
3.1.24 Voltage Comparator (VCMP) ..... 15
3.1.25 Analog to Digital Converter (ADC) ..... 15
3.1.26 Digital to Analog Converter (DAC) ..... 15
3.1.27 Operational Amplifier (OPAMP) ..... 15
3.1.28 Low Energy Sensor Interface (LESENSE) ..... 15
3.1.29 Backup Power Domain ..... 15
3.1.30 Advanced Encryption Standard Accelerator (AES) ..... 15
3.1.31 General Purpose Input/Output (GPIO) ..... 15
3.1.32 Liquid Crystal Display Driver (LCD) ..... 16
3.2 Configuration Summary ..... 16
3.2.1 EFM32GG230. ..... 17
3.2.2 EFM32GG232. ..... 19
3.2.3 EFM32GG280. ..... 21
3.2.4 EFM32GG290. ..... 23
3.2.5 EFM32GG295. ..... 25
3.2.6 EFM32GG330. ..... 27
3.2.7 EFM32GG332. ..... 29
3.2.8 EFM32GG380. ..... 31
3.2.9 EFM32GG390. ..... 33
3.2.10 EFM32GG395 ..... 35
3.2.11 EFM32GG840 ..... 37
3.2.12 EFM32GG842 ..... 39
3.2.13 EFM32GG880 ..... 41
3.2.14 EFM32GG890 ..... 43
3.2.15 EFM32GG895 ..... 45
3.2.16 EFM32GG900 ..... 47
3.2.17 EFM32GG940 ..... 49
3.2.18 EFM32GG942 ..... 51
3.2.19 EFM32GG980 ..... 53
3.2.20 EFM32GG990 ..... 55
3.2.21 EFM32GG995 ..... 57
3.3 Memory Map ..... 59
4. Electrical Characteristics ..... 61
4.1 Test Conditions ..... 61
4.1.1 Typical Values ..... 61
4.1.2 Minimum and Maximum Values ..... 61
4.2 Absolute Maximum Ratings. ..... 61
4.3 General Operating Conditions ..... 61
4.4 Current Consumption. ..... 62
4.4.1 EM1 Current Consumption ..... 63
4.4.2 EM2 Current Consumption ..... 66
4.4.3 EM3 Current Consumption ..... 67
4.4.4 EM4 Current Consumption ..... 67
4.5 Transition between Energy Modes ..... 68
4.6 Power Management ..... 68
4.7 Flash ..... 69
4.8 General Purpose Input Output. ..... 70
4.9 Oscillators ..... 77
4.9.1 LFXO. ..... 78
4.9.2 HFXO ..... 78
4.9.3 LFRCO ..... 79
4.9.4 HFRCO ..... 80
4.9.5 AUXHFRCO ..... 84
4.9.6 ULFRCO ..... 84
4.10 Analog Digital Converter (ADC) ..... 85
4.10.1 Typical performance ..... 91
4.11 Digital Analog Converter (DAC) ..... 96
4.12 Operational Amplifier (OPAMP) ..... 98
4.13 Analog Comparator (ACMP) ..... 102
4.14 Voltage Comparator (VCMP) ..... 104
4.15 EBI ..... 105
4.16 LCD ..... 110
4.17 I2C ..... 111
4.18 USART SPI ..... 113
4.19 USB ..... 114
4.20 Digital Peripherals ..... 115
5. Pin Definitions ..... 116
5.1 EFM32GG230 (QFN64) ..... 116
5.1.1 Pinout ..... 116
5.1.2 Alternate Functionality Pinout ..... 120
5.1.3 GPIO Pinout Overview ..... 125
5.1.4 Opamp Pinout Overview ..... 125
5.2 EFM32GG232 (TQFP64) ..... 125
5.2.1 Pinout ..... 126
5.2.2 Alternate Functionality Pinout ..... 130
5.2.3 GPIO Pinout Overview ..... 134
5.2.4 Opamp Pinout Overview ..... 135
5.3 EFM32GG280 (LQFP100) ..... 135
5.3.1 Pinout ..... 136
5.3.2 Alternate Functionality Pinout ..... 142
5.3.3 GPIO Pinout Overview ..... 149
5.3.4 Opamp Pinout Overview ..... 149
5.4 EFM32GG290 (BGA112) ..... 149
5.4.1 Pinout ..... 150
5.4.2 Alternate Functionality Pinout ..... 156
5.4.3 GPIO Pinout Overview ..... 163
5.4.4 Opamp Pinout Overview ..... 163
5.5 EFM32GG295 (BGA120) ..... 163
5.5.1 Pinout ..... 164
5.5.2 Alternate Functionality Pinout ..... 170
5.5.3 GPIO Pinout Overview ..... 177
5.5.4 Opamp Pinout Overview ..... 177
5.6 EFM32GG330 (QFN64) ..... 177
5.6.1 Pinout ..... 178
5.6.2 Alternate Functionality Pinout ..... 182
5.6.3 GPIO Pinout Overview ..... 187
5.6.4 Opamp Pinout Overview ..... 187
5.7 EFM32GG332 (TQFP64) ..... 187
5.7.1 Pinout ..... 188
5.7.2 Alternate Functionality Pinout ..... 192
5.7.3 GPIO Pinout Overview ..... 196
5.7.4 Opamp Pinout Overview .....  197
5.8 EFM32GG380 (LQFP100) ..... 197
5.8.1 Pinout ..... 198
5.8.2 Alternate Functionality Pinout ..... 203
5.8.3 GPIO Pinout Overview ..... 210
5.8.4 Opamp Pinout Overview ..... 210
5.9 EFM32GG390 (BGA112) ..... 210
5.9.1 Pinout ..... 211
5.9.2 Alternate Functionality Pinout ..... 217
5.9.3 GPIO Pinout Overview ..... 224
5.9.4 Opamp Pinout Overview .....  224
5.10 EFM32GG395 (BGA120) ..... 224
5.10.1 Pinout ..... 225
5.10.2 Alternate Functionality Pinout ..... 231
5.10.3 GPIO Pinout Overview ..... 238
5.10.4 Opamp Pinout Overview ..... 238
5.11 EFM32GG840 (QFN64) ..... 238
5.11.1 Pinout ..... 239
5.11.2 Alternate Functionality Pinout ..... 243
5.11.3 GPIO Pinout Overview ..... 249
5.11.4 Opamp Pinout Overview ..... 249
5.12 EFM32GG842 (TQFP64) ..... 249
5.12.1 Pinout ..... 250
5.12.2 Alternate Functionality Pinout ..... 254
5.12.3 GPIO Pinout Overview ..... 259
5.12.4 Opamp Pinout Overview ..... 260
5.13 EFM32GG880 (LQFP100) ..... 260
5.13.1 Pinout ..... 261
5.13.2 Alternate Functionality Pinout ..... 267
5.13.3 GPIO Pinout Overview ..... 276
5.13.4 Opamp Pinout Overview ..... 277
5.14 EFM32GG890 (BGA112) ..... 277
5.14.1 Pinout ..... 278
5.14.2 Alternate Functionality Pinout ..... 284
5.14.3 GPIO Pinout Overview ..... 293
5.14.4 Opamp Pinout Overview ..... 294
5.15 EFM32GG895 (BGA120) ..... 294
5.15.1 Pinout ..... 295
5.15.2 Alternate Functionality Pinout ..... 301
5.15.3 GPIO Pinout Overview ..... 310
5.15.4 Opamp Pinout Overview ..... 310
5.16 EFM32GG900 (Wafer) ..... 310
5.16.1 Padout ..... 311
5.16.2 Alternate Functionality Padout ..... 317
5.16.3 GPIO Pinout Overview ..... 326
5.16.4 Opamp Pinout Overview ..... 327
5.17 EFM32GG940 (QFN64) ..... 327
5.17.1 Pinout ..... 328
5.17.2 Alternate Functionality Pinout ..... 332
5.17.3 GPIO Pinout Overview ..... 338
5.17.4 Opamp Pinout Overview ..... 338
5.18 EFM32GG942 (TQFP64) ..... 338
5.18.1 Pinout ..... 339
5.18.2 Alternate Functionality Pinout ..... 343
5.18.3 GPIO Pinout Overview ..... 348
5.18.4 Opamp Pinout Overview ..... 349
5.19 EFM32GG980 (LQFP100) ..... 349
5.19.1 Pinout ..... 350
5.19.2 Alternate Functionality Pinout ..... 356
5.19.3 GPIO Pinout Overview ..... 365
5.19.4 Opamp Pinout Overview ..... 365
5.20 EFM32GG990 (BGA112) ..... 365
5.20.1 Pinout ..... 366
5.20.2 Alternate Functionality Pinout ..... 372
5.20.3 GPIO Pinout Overview ..... 381
5.20.4 Opamp Pinout Overview ..... 381
5.21 EFM32GG995 (BGA120) ..... 381
5.21.1 Pinout ..... 382
5.21.2 Alternate Functionality Pinout ..... 388
5.21.3 GPIO Pinout Overview ..... 397
5.21.4 Opamp Pinout Overview ..... 398
6. BGA112 Package Specifications ..... 399
6.1 BGA112 Package Dimensions ..... 399
6.2 BGA112 PCB Layout ..... 400
6.3 BGA112 Package Marking ..... 402
7. BGA120 Package Specifications ..... 403
7.1 BGA120 Package Dimensions ..... 403
7.2 BGA120 PCB Layout ..... 404
7.3 BGA120 Package Marking ..... 406
8. LQFP100 Package Specifications ..... 407
8.1 LQFP100 Package Dimensions ..... 407
8.2 LQFP100 PCB Layout ..... 409
8.3 LQFP100 Package Marking ..... 411
9. TQFP64 Package Specifications ..... 412
9.1 TQFP64 Package Dimensions ..... 412
9.2 TQFP64 PCB Layout ..... 414
9.3 TQFP64 Package Marking ..... 416
10. QFN64 Package Specifications ..... 417
10.1 QFN64 Package Dimensions. ..... 417
10.2 QFN64 PCB Layout ..... 419
10.3 QFN64 Package Marking ..... 421
11. Wafer Specifications ..... 422
11.1 Bonding Instructions ..... 422
11.2 Wafer Description ..... 422
11.2.1 Environmental ..... 422
11.3 Wafer Storage Guidelines ..... 423
11.4 Failure Analysis (FA) Guidelines ..... 423
12. Chip Revision, Solder Information, Errata ..... 424
12.1 Chip Revision ..... 424
12.2 Soldering Information ..... 424
12.3 Errata ..... 424
13. Revision History. ..... 425
13.1 Revision 2.00 ..... 425
13.2 Revision 1.40 ..... 426
13.3 Revision 1.31 ..... 427
13.4 Revision 1.30 ..... 428
13.5 Revision 1.20 ..... 429
13.6 Revision 1.10 ..... 430
13.7 Revision 1.00 ..... 431
13.8 Revision 0.95 ..... 432
13.9 Revision 0.90 ..... 432

## 3. System Summary

### 3.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM CortexM3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32GG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32GG devices. For a complete feature set and in-depth information on the modules, the reader is referred to the EFM32GG Reference Manual.

A block diagram of the EFM32GG is shown in the following figure.


Figure 3.1. Block Diagram

### 3.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in EFM32GG Reference Manual.

### 3.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

### 3.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32GG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

### 3.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 $\mu$ DMA controller licensed from ARM.

### 3.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32GG.

### 3.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32GG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

### 3.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32GG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

### 3.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

### 3.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

### 3.1.10 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices such as SRAM, FLASH, ADCs and LCDs. The interface is memory mapped into the address bus of the Cortex-M3. This enables seamless access from software without manually manipulating the IO settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface the external devices. The timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

### 3.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

### 3.1.12 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both fullspeed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Gather DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5 V to VBUS when operating as host.

### 3.1.13 Inter-Integrated Circuit Interface (I2C)

The $I^{2} \mathrm{C}$ module provides an interface between the MCU and a serial $\mathrm{I}^{2} \mathrm{C}$-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fastmode plus speeds are supported, allowing transmission rates all the way from $10 \mathrm{kbit} / \mathrm{s}$ up to $1 \mathrm{Mbit} / \mathrm{s}$. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the $\mathrm{I}^{2} \mathrm{C}$ module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

### 3.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 3.1.15 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note AN0042 is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface and commands are described further in the application note.

### 3.1.16 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

### 3.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART ${ }^{\text {TM }}$, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 3.1.18 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse- Width Modulation (PWM) output. TIMERO also includes a Dead-Time Insertion module suitable for motor control applications.

### 3.1.19 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24 -bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 3.1.20 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32 -bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

### 3.1.21 Low Energy Timer (LETIMER)

The unique LETIMER ${ }^{\text {TM }}$, the Low Energy Timer, is a 16 -bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

### 3.1.22 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn_SOIN pin as external clock source. The module may operate in energy mode EM0 - EM3.

### 3.1.23 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 3.1.24 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 3.1.25 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

### 3.1.26 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single-ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

### 3.1.27 Operational Amplifier (OPAMP)

The EFM32GG features up to 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single-ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 3.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE ${ }^{\text {TM }}$ ), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 3.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG to keep track of time and retain data, even if the main power source should drain out.

### 3.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128 -bit keys and 75 HFCORECLK cycles with 256 -bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8 - or 16-bit operations are not supported.

### 3.1.31 General Purpose Input/Output (GPIO)

In the EFM32GG, there are up to 93 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

### 3.1.32 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to $8 \times 36$ segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

### 3.2 Configuration Summary

### 3.2.1 EFM32GG230

The features of the EFM32GG230 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.1. EFM32GG230 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, USO_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEUO_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| AES | Full configuration | NA |
| GPIO | 56 pins | Available pins are shown in 5.1.3 GPIO Pinout Overview |

### 3.2.2 EFM32GG232

The features of the EFM32GG232 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.2. EFM32GG232 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| AES | Full configuration | NA |
| GPIO | 53 pins | Available pins are shown in 5.2.3 GPIO Pinout Overview |

### 3.2.3 EFM32GG280

The features of the EFM32GG280 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.3. EFM32GG280 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 85 pins | Available pins are shown in 5.3.3 GPIO Pinout Overview |

### 3.2.4 EFM32GG290

The features of the EFM32GG290 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.4. EFM32GG290 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 90 pins | Available pins are shown in 5.4.3 GPIO Pinout Overview |

### 3.2.5 EFM32GG295

The features of the EFM32GG295 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.5. EFM32GG295 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with 12 S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 93 pins | Available pins are shown in 5.5.3 GPIO Pinout Overview |

### 3.2.6 EFM32GG330

The features of the EFM32GG330 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.6. EFM32GG330 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 52 pins | Available pins are shown in 5.6.3 GPIO Pinout Overview |

### 3.2.7 EFM32GG332

The features of the EFM32GG332 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.7. EFM32GG332 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[3:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 50 pins | Available pins are shown in 5.7.3 GPIO Pinout Overview |

### 3.2.8 EFM32GG380

The features of the EFM32GG380 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.8. EFM32GG380 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USARTO | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 81 pins | Available pins are shown in 5.8.3 GPIO Pinout Overview |

### 3.2.9 EFM32GG390

The features of the EFM32GG390 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.9. EFM32GG390 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USARTO | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 86 pins | Available pins are shown in 5.9.3 GPIO Pinout Overview |

### 3.2.10 EFM32GG395

The features of the EFM32GG395 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.10. EFM32GG395 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 93 pins | Available pins are shown in 5.10.3 GPIO Pinout Overview |

### 3.2.11 EFM32GG840

The features of the EFM32GG840 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.11. EFM32GG840 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| AES | Full configuration | NA |
| GPIO | 56 pins | Available pins are shown in 5.11.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[19:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.12 EFM32GG842

The features of the EFM32GG842 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.12. EFM32GG842 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| AES | Full configuration | NA |
| GPIO | 53 pins | Available pins are shown in 5.12.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[17:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.13 EFM32GG880

The features of the EFM32GG880 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.13. EFM32GG880 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 85 pins | Available pins are shown in 5.13.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.14 EFM32GG890

The features of the EFM32GG890 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.14. EFM32GG890 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 90 pins | Available pins are shown in 5.14.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.15 EFM32GG895

The features of the EFM32GG895 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.15. EFM32GG895 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, US0_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMERO | Full configuration | LET0_O[1:0] |
| PCNTO | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 93 pins | Available pins are shown in 5.15.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.16 EFM32GG900

The features of the EFM32GG900 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.16. EFM32GG900 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | USO_TX, USO_RX. USO_CLK, USO_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMP0_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 93 pins | Available pins are shown in 5.16.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT |

### 3.2.17 EFM32GG940

The features of the EFM32GG940 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.17. EFM32GG940 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. USO_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNTO_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADCO_CH[7:0] |
| DAC0 | Full configuration | DACO_OUT[1:0], DACO_OUTxALT |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 52 pins | Available pins are shown in 5.17 .3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[17:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.18 EFM32GG942

The features of the EFM32GG942 is a subset of the feature set described in the EFM32GG Reference Manual. The following table device specific implementation of the features.

Table 3.18. EFM32GG942 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIMO_CC[2:0], TIMO_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[3:0], ACMPO_O |
| ACMP1 | Full configuration | ACMP1_CH[0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DACO_OUTxALT |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 50 pins | Available pins are shown in 5.18.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[15:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.19 EFM32GG980

The features of the EFM32GG980 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.19. EFM32GG980 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with 12 S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 81 pins | Available pins are shown in 5.19.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[33:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.20 EFM32GG990

The features of the EFM32GG990 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.20. EFM32GG990 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 86 pins | Available pins are shown in 5.20.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[33:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.2.21 EFM32GG995

The features of the EFM32GG995 is a subset of the feature set described in the EFM32GG Reference Manual. The following table describes device specific implementation of the features.

Table 3.21. EFM32GG995 Configuration Summary

| Module | Configuration | Pin Connections |
| :---: | :---: | :---: |
| Cortex-M3 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |
| PRS | Full configuration | NA |
| USB | Full configuration | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, USO_RX. US0_CLK, US0_CS |
| USART1 | Full configuration with 12 S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UARTO | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMPO_CH[7:0], ACMPO_O |


| Module | Configuration | Pin Connections |
| :--- | :--- | :--- |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, <br> OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 93 pins | Available pins are shown in 5.21.3 GPIO Pinout Overview |
| LCD | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, <br> LCD_BEXT |

### 3.3 Memory Map

The EFM32GG memory map is shown in the following figure, with RAM and Flash sizes for the largest memory configuration.


Figure 3.2. System Address Space with Core and Code Space Listing


Figure 3.3. System Address Space with Peripheral Listing

## 4. Electrical Characteristics

### 4.1 Test Conditions

### 4.1.1 Typical Values

The typical data are based on $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, as defined in 4.3 General Operating Conditions, unless otherwise specified.

### 4.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in 4.3 General Operating Conditions, unless otherwise specified.

### 4.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in the following table may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in 4.3 General Operating Conditions.

Table 4.1. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Storage temperature range | $T_{\text {STG }}$ |  | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum soldering temperature | $\mathrm{T}_{\text {S }}$ | Latest IPC/JEDEC J- <br> STD-020 Standard | - | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| External main supply voltage | V $_{\text {DDMAX }}$ |  | 0 | - | 3.8 | V |
| Voltage on any I/O pin | V IOPIN |  | -0.3 | - | $V_{\text {DD }}+0.3$ | V |
| Current per I/O pin (sink) | IIOMAX_SINK |  | - | - | 100 | mA |
| Current per I/O pin (source) | IIOMAX_SOURCE |  | - | - | -100 | mA |

### 4.3 General Operating Conditions

Table 4.2. General Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Ambient temperature range | $\mathrm{T}_{\text {AMB }}$ | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating supply voltage | $\mathrm{V}_{\mathrm{DDOP}}$ | 1.98 | - | 3.8 | V |
| Internal APB clock frequency | $\mathrm{f}_{\text {APB }}$ | - | - | 48 | MHz |
| Internal AHB clock frequency | $\mathrm{f}_{\text {AHB }}$ | - | - | 48 | MHz |

Table 4.3. Current Consumption

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EMO current. No prescaling. Running prime num-ber calculation code from flash. (Production test condition $=14 \mathrm{MHz}$ ) | lemo | 48 MHz HFXO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 219 | 240 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 28 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 205 | 225 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 21 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 206 | 229 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 14 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 209 | 232 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 11 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 211 | 234 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 6.6 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 215 | 242 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1.2 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 243 | 327 | $\mu \mathrm{A} / \mathrm{MHz}$ |
| EM1 current (Production test condition $=14 \mathrm{MHz}$ ) | $\mathrm{I}_{\mathrm{EM} 1}$ | 48 MHz HFXO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 80 | 90 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 28 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 80 | 90 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 21 MHz HFRCO , all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 81 | 91 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 14 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 83 | 99 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 11 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 85 | 100 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 6.6 MHz HFRCO, all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 90 | 102 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1.2 MHz HFRCO. all peripheral clocks disabled, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 122 | 152 | $\mu \mathrm{A} / \mathrm{MHz}$ |
| EM2 current | lem2 | EM2 current with RTC prescaled to 1 Hz , 32.768 kHz LFRCO, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ | - | $1.1^{1}$ | 1.91 | $\mu \mathrm{A}$ |
|  |  | EM2 current with RTC prescaled to 1 Hz , 32.768 kHz LFRCO, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{AMB}}=85^{\circ} \mathrm{C}$ | - | 8.81 | 21.51 | $\mu \mathrm{A}$ |
| EM3 current | lem3 | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ | - | $0.8{ }^{1}$ | $1.5{ }^{1}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\text {AMB }}=85^{\circ} \mathrm{C}$ | - | $8.2^{1}$ | $20.3{ }^{1}$ | $\mu \mathrm{A}$ |
| EM4 current | IEM4 | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\text {AMB }}=25^{\circ} \mathrm{C}$ | - | 0.02 | 0.08 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=85^{\circ} \mathrm{C}$ | - | 0.5 | 2.5 | $\mu \mathrm{A}$ |

## Note:

1. Only one RAM block enabled. The RAM block size is 32 kB .

### 4.4.1 EM1 Current Consumption



Figure 4.1. EM1 Current consumption with all peripheral clocks disabled and HFXO running at 48 MHz


Figure 4.2. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 28 MHz


Figure 4.3. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 21 MHz


Figure 4.4. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 14 MHz


Figure 4.5. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 11 MHz


Figure 4.6. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 6.6 MHz



### 4.4.2 EM2 Current Consumption




Figure 4.7. EM2 Current Consumption, RTC prescaled to $1 \mathbf{k H z}, 32.768$ kHz LFRCO

### 4.4.3 EM3 Current Consumption




Figure 4.8. EM3 Current Consumption

### 4.4.4 EM4 Current Consumption



Figure 4.9. EM4 Current Consumption

### 4.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.
Table 4.4. Energy Modes Transitions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Transition time from EM1 to EM0 | $\mathrm{t}_{\text {EM10 }}$ | - | 0 | - | HFCORECLK cycles |
| Transition time from EM2 to EM0 | $\mathrm{t}_{\text {EM20 }}$ | - | 2 | - | $\mu \mathrm{s}$ |
| Transition time from EM3 to EM0 | $\mathrm{t}_{\text {EM30 }}$ | - | 2 | - | $\mu \mathrm{s}$ |
| Transition time from EM4 to EM0 | $\mathrm{t}_{\text {EM40 }}$ | - | 163 | - | $\mu \mathrm{s}$ |

### 4.6 Power Management

The EFM32GG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note AN0002 EFM32 Hardware Design Considerations.

Table 4.5. Power Management

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOD threshold on falling external supply voltage | $V_{\text {BODexthr- }}$ | EMO | 1.74 | - | 1.96 | V |
|  |  | EM2 | 1.74 | - | 1.98 | V |
| BOD threshold on falling internally regulated supply voltage | $V_{\text {BODintthr- }}$ |  | 1.57 | - | 1.70 | V |
| BOD threshold on rising external supply voltage | VBODextthr + |  | - | 1.85 | 1.98 | V |
| Power-on Reset (POR) threshold on rising external supply voltage | $\mathrm{V}_{\text {PORthr }}+$ |  | - | - | 1.98 | V |
| Delay from reset is released until program execution starts | $\mathrm{t}_{\text {RESET }}$ | Applies to Power-on Reset, Brownout Reset and pin reset. | - | 163 | - | $\mu \mathrm{s}$ |
| Voltage regulator decoupling capacitor. | C DECOUPLE | X5R capacitor recommended. Apply between DECOUPLE pin and GROUND | - | 1 | - | $\mu \mathrm{F}$ |
| USB voltage regulator out decoupling capacitor. | CuSb_VREGO | X5R capacitor recommended. Apply between USB_VREGO pin and GROUND | - | 1 | - | $\mu \mathrm{F}$ |
| USB voltage regulator in decoupling capacitor. | CuSB_VREGI | X5R capacitor recommended. Apply between USB_VREGI pin and GROUND | - | 4.7 | - | $\mu \mathrm{F}$ |

### 4.7 Flash

Table 4.6. Flash

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash erase cycles before failure | ECFLASH |  | 20000 | - | - | cycles |
| Flash word write cycles between erase | WWC FLASH |  | - | - | $2^{1}$ | cycles |
| Flash data retention | RET FLASH | $\mathrm{T}_{\text {AMB }}<150{ }^{\circ} \mathrm{C}$ | 10000 | - | - | h |
|  |  | $\mathrm{T}_{\text {AMB }}<85^{\circ} \mathrm{C}$ | 10 | - | - | years |
|  |  | $\mathrm{T}_{\text {AMB }}<70{ }^{\circ} \mathrm{C}$ | 20 | - | - | years |
| Word (32-bit) programming time | tw_PROG |  | 20 | - | - | $\mu \mathrm{s}$ |
| Page erase time | tperase | LPERASE == 0 | 20 | 20.4 | 20.8 | ms |
|  |  | LPERASE == 1 | 40 | 40.4 | 40.8 | ms |
| Device erase time | tDERASE |  | - | - | 161.6 | ms |
| Erase current | IERASE | LPERASE == 0 | - | - | $14^{2}$ | mA |
|  |  | LPERASE == 1 | - | - | $7^{2}$ | mA |
| Write current | IWRITE | LPERASE == 0 | - | - | $14^{2}$ | mA |
|  |  | LPERASE $==1$ | - | - | $7^{2}$ | mA |
| Supply voltage during flash erase and write | $\mathrm{V}_{\text {FLASH }}$ |  | 1.98 | - | 3.8 | V |

## Note:

1. There is a maximum of two writes to the same word between each erase due to a physical limitation of the flash. No bit should be written to ' 0 ' more than once between erases. To write a word twice between erases, any bit written to ' 0 ' by the first write should be written to ' 1 ' by the second write. This preserves the specified flash write/erase endurance and does not change the ' 0 ' written by the first write.
2. Measured at $25^{\circ} \mathrm{C}$.

Table 4.7. GPIO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input low voltage | VIOIL |  | - | - | $0.30 \times V_{\text {DD }}$ | V |
| Input high voltage | $\mathrm{V}_{\text {IOIH }}$ |  | $0.70 \times V_{\text {DD }}$ | - | - | V |
| Output high voltage (Production test condition $=3.0 \mathrm{~V}$, DRIVEMODE = STANDARD) | $\mathrm{V}_{\mathrm{IOOH}}$ | Sourcing $0.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = LOWEST | - | $0.80 \times V_{\text {DD }}$ | - | V |
|  |  | Sourcing $0.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = LOWEST | - | $0.90 \times V_{D D}$ | - | V |
|  |  | Sourcing $1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = LOW | - | $0.85 \times V_{\text {DD }}$ | - | V |
|  |  | Sourcing $1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, <br> GPIO_Px_CTRL DRIVEMODE $=$ LOW | - | $0.90 \times V_{\text {DD }}$ | - | V |
|  |  | Sourcing $6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = STANDARD | $0.75 \times V_{\text {DD }}$ | - | - | V |
|  |  | Sourcing $6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = STANDARD | $0.85 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | V |
|  |  | Sourcing $20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, <br> GPIO_Px_CTRL DRIVEMODE $=$ HIGH | $0.60 \times V_{\text {DD }}$ | - | - | V |
|  |  | Sourcing $20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE $=$ HIGH | $0.80 \times V_{\text {DD }}$ | - | - | V |
| Output low voltage (Production test condition $=3.0 \mathrm{~V}$, DRIVEMODE = STANDARD) | VIOOL | Sinking $0.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = LOWEST | - | $0.20 \times V_{D D}$ | - | V |
|  |  | Sinking $0.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, <br> GPIO_Px_CTRL DRIVEMODE $=$ LOW EST | - | $0.10 \times V_{D D}$ | - | V |
|  |  | Sinking $1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = LOW | - | $0.10 \times V_{D D}$ | - | V |
|  |  | Sinking $1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, <br> GPIO_Px_CTRL DRIVEMODE $=$ LOW | - | $0.05 \times V_{\text {DD }}$ | - | V |
|  |  | Sinking $6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE = STANDARD | - | - | $0.30 \times V_{\text {DD }}$ | V |
|  |  | Sinking $6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, GPIO Px CTRL DRIVEMODE = STANDARD | - | - | $0.20 \times V_{\text {DD }}$ | V |
|  |  | Sinking $20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.98 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE $=$ HIGH | - | - | $0.35 \times V_{\text {DD }}$ | V |
|  |  | Sinking $20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, GPIO_Px_CTRL DRIVEMODE $=$ HIGH | - | - | $0.20 \times V_{\text {DD }}$ | V |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current | I IoLEAK | High Impedance IO connected to GROUND or VDD | - | $\pm 0.1$ | $\pm 40$ | nA |
| I/O pin pull-up resistor | RPU |  | - | 40 | - | $\mathrm{k} \Omega$ |
| I/O pin pull-down resistor | RPD |  | - | 40 | - | $\mathrm{k} \Omega$ |
| Internal ESD series resistor | RIOESD |  | - | 200 | - | $\Omega$ |
| Pulse width of pulses to be removed by the glitch suppression filter | $t_{10}$ GLITCH |  | 10 | - | 50 | ns |
| Output fall time | tıOOF | GPIO_Px_CTRL DRIVEMODE = LOW- <br> EST and load capacitance $C_{L}=12.5-25 \mathrm{pF}$ | $20+0.1 \times \mathrm{C}_{\mathrm{L}}$ | - | 250 | ns |
|  |  | GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance $C_{L}=350-600 \mathrm{pF}$ | $20+0.1 \times C_{L}$ | - | 250 | ns |
| I/O pin hysteresis ( $\mathrm{V}_{\text {IOTHR }}$ $\mathrm{V}_{\text {IOTHR- }}$ ) | VIOHYST | $V_{D D}=1.98-3.8 \mathrm{~V}$ | $0.10 \times V_{D D}$ | - | - | V |



Figure 4.10. Typical Low-Level Output Current, 2V Supply Voltage


Figure 4.11. Typical High-Level Output Current, 2 V Supply Voltage


Figure 4.12. Typical Low-Level Output Current, 3 V Supply Voltage


Figure 4.13. Typical High-Level Output Current, 3 V Supply Voltage


Figure 4.14. Typical Low-Level Output Current, 3.8 V Supply Voltage


Figure 4.15. Typical High-Level Output Current, 3.8 V Supply Voltage

### 4.9 Oscillators

### 4.9.1 LFXO

Table 4.8. LFXO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supported nominal crystal frequency | $\mathrm{f}_{\text {LFXO }}$ |  | - | 32.768 | - | kHz |
| Supported crystal equivalent series resistance (ESR) | ESR ${ }_{\text {LFXO }}$ |  | - | 30 | 120 | $\mathrm{k} \Omega$ |
| Supported crystal external load range | $\mathrm{C}_{\text {LFXOL }}$ |  | $\mathrm{X}^{1}$ | - | 25 | pF |
| Duty Cycle | DC ${ }_{\text {LFXO }}$ |  | 48 | 50 | 53.5 | \% |
| Current consumption for core and buffer after startup. | ILFXO | ESR=30 k $\Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, LFXOBOOST in CMU_CTRL is 1 | - | 190 | - | nA |
| Start- up time. | tifxo | ESR=30 k $\Omega, C L=10 \mathrm{pF}, 40 \%-60 \%$ duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1 | - | 400 | - | ms |

## Note:

1. See Minimum Load Capacitance ( $\mathrm{C}_{\mathrm{LFXOL}}$ ) Requirement For Safe Crystal Startup in Configurator in Simplicity Studio.

For safe startup of a given crystal, the Configurator tool in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note AN0016 EFM32 Oscillator Design Consideration.

### 4.9.2 HFXO

Table 4.9. HFXO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supported nominal crystal <br> Frequency | $\mathrm{f}_{\text {HFXO }}$ |  | 4 | - | 48 | MHz |
| Supported crystal equivalent <br> series resistance (ESR) | ESR |  |  | - | - | - |

Table 4.10. LFRCO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | fLFRCO | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ | 31.29 | 32.768 | 34.28 | kHz |
| Startup time not including <br> software calibration | tLFRCO |  | - | 150 | - | $\mu \mathrm{s}$ |
| Current consumption | LLFRCO |  | - | 300 | 900 | nA |
| Frequency step for LSB <br> change in TUNING value | TUNESTEP LFRCO |  | - | 1.5 | - | $\%$ |



Figure 4.16. Calibrated LFRCO Frequency vs Temperature and Supply Voltage

### 4.9.4 HFRCO

Table 4.11. HFRCO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency, $\mathrm{V}_{\mathrm{DD}}=$ $3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ | $\mathrm{f}_{\mathrm{HFRCO}}$ | 28 MHz frequency band | 27.5 | 28.0 | 28.5 | MHz |
|  |  | 21 MHz frequency band | 20.6 | 21.0 | 21.4 | MHz |
|  |  | 14 MHz frequency band | 13.7 | 14.0 | 14.3 | MHz |
|  |  | 11 MHz frequency band | 10.8 | 11.0 | 11.2 | MHz |
|  |  | 7 MHz frequency band | $6.48{ }^{1}$ | $6.60{ }^{1}$ | $6.72^{1}$ | MHz |
|  |  | 1 MHz frequency band | $1.15{ }^{2}$ | $1.20{ }^{2}$ | $1.25{ }^{2}$ | MHz |
| Settling time after start-up | thFRCO_settling | $\mathrm{f}_{\mathrm{HFRCO}}=14 \mathrm{MHz}$ | - | 0.6 | - | Cycles |
| Settling time after band switch |  |  | - | 25 | - | Cycles |
| Current consumption (Production test condition $=$14MHz) | IffRCO | $\mathrm{f}_{\text {HFRCO }}=28 \mathrm{MHz}$ | - | 165 | 190 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=21 \mathrm{MHz}$ | - | 134 | 155 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=14 \mathrm{MHz}$ | - | 106 | 120 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=11 \mathrm{MHz}$ | - | 94 | 110 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=6.6 \mathrm{MHz}$ | - | 77 | 90 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=1.2 \mathrm{MHz}$ | - | 25 | 32 | $\mu \mathrm{A}$ |
| Frequency step for LSB change in TUNING value | TUNESTEP ${ }_{\text {HFRCO }}$ |  | - | $0.3^{3}$ | - | \% |

## Note:

1. For devices with prod. rev. $<19$, Typ $=7 \mathrm{MHz}$ and $\mathrm{Min} / \mathrm{Max}$ values not applicable.
2. For devices with prod. rev. $<19$, Typ $=1 \mathrm{MHz}$ and Min/Max values not applicable.
3. The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.


Figure 4.17. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature


Figure 4.18. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature


Figure 4.19. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature


Figure 4.20. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature


Figure 4.21. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature


Figure 4.22. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature

### 4.9.5 AUXHFRCO

Table 4.12. AUXHFRCO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency, $\mathrm{V}_{\mathrm{DD}}=$$3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ | $\mathrm{f}_{\text {AUXHFRCO }}$ | 28 MHz frequency band | 27.5 | 28.0 | 28.5 | MHz |
|  |  | 21 MHz frequency band | 20.6 | 21.0 | 21.4 | MHz |
|  |  | 14 MHz frequency band | 13.7 | 14.0 | 14.3 | MHz |
|  |  | 11 MHz frequency band | 10.8 | 11.0 | 11.2 | MHz |
|  |  | 7 MHz frequency band | $6.48{ }^{1}$ | $6.60{ }^{1}$ | $6.72^{1}$ | MHz |
|  |  | 1 MHz frequency band | $1.15{ }^{2}$ | $1.20{ }^{2}$ | $1.25{ }^{2}$ | MHz |
| Settling time after start-up | $\mathrm{t}_{\text {AUXHFRCO_settling }}$ | $\mathrm{f}_{\text {AUXHFRCO }}=14 \mathrm{MHz}$ | - | 0.6 | - | Cycles |
| Duty cycle | DaUXHFRCO | $\mathrm{f}_{\text {AUXHFRCO }}=14 \mathrm{MHz}$ | 48.5 | 50 | 51 | \% |
| Frequency step for LSB change in TUNING value | TUNESTEP $_{\text {AUXHFRCO }}$ |  | - | 0.33 | - | \% |
| Note: <br> 1. For devices with prod. <br> 2. For devices with prod. <br> 3. The TUNING field in the adjustment range to ens temperature. By using a ING bits and the frequen across operating conditio | $\begin{aligned} & <19, \text { Typ }=7 \mathrm{MHz} \\ & <19, \text { Typ }=1 \mathrm{MHz} \end{aligned}$ <br> MU_AUXHFRCOC e that the frequency table frequency refe band to maintain the s. | Min/Max values not app and Min/Max values not a RL register may be used bands above 7 MHz will a ence such as the LFXO or e AUXHFRCO frequency | HFRCO overlap e calibr lue bet | quency ross sup n routin en MHz | here is <br> y volta can vary and 28 | ough and TUNzz |

### 4.9.6 ULFRCO

Table 4.13. ULFRCO

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | fULFRCO | $25^{\circ} \mathrm{C}, 3 \mathrm{~V}$ | 0.70 | - | 1.75 | kHz |
| Temperature coefficient | TC ULFRCO |  | - | 0.05 | - | $\% /{ }^{\circ} \mathrm{C}$ |
| Supply voltage coefficient | VCULFRCO |  | - | -18.2 | - | $\% / \mathrm{V}$ |

### 4.10 Analog Digital Converter (ADC)

Table 4.14. ADC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\text {ADCIN }}$ | Single-ended | 0 | - | $V_{\text {REF }}$ | V |
|  |  | Differential | $-\mathrm{V}_{\text {REF }} / 2$ | - | $\mathrm{V}_{\mathrm{REF}} / 2$ | V |
| Input range of external reference voltage, single-ended and differential | $V_{\text {ADCREFIN }}$ |  | 1.25 | - | $V_{D D}$ | V |
| Input range of external negative reference voltage on channel 7 | VADCREFIN_CH7 | See V ${ }_{\text {ADCREFIN }}$ | 0 | - | $V_{D D}-1.1$ | V |
| Input range of external positive reference voltage on channel 6 | VADCREFIN_CH6 | See V ${ }_{\text {ADCREFIN }}$ | 0.625 | - | $V_{D D}$ | V |
| Common mode input range | $\mathrm{V}_{\text {ADCCMIN }}$ |  | 0 | - | $V_{\text {DD }}$ | V |
| Input current | $\mathrm{I}_{\text {ADCIN }}$ | 2 pF sampling capacitors | - | <100 | - | nA |
| Analog input common mode rejection ratio | $\mathrm{CMRR}_{\text {ADC }}$ |  | - | 65 | - | dB |
| Average active current | $\mathrm{I}_{\text {ADC }}$ | 1 MSamples/s, 12-bit, external reference | - | 351 | - | $\mu \mathrm{A}$ |
|  |  | 10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to Ob00 | - | 67 | - | $\mu \mathrm{A}$ |
|  |  | 10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to 0b01 | - | 63 | - | $\mu \mathrm{A}$ |
|  |  | 10 kSamples/s 12-bit, internal 1.25 V reference, WARMUPMODE in ADCn_CTRL set to 0b10 | - | 64 | - | $\mu \mathrm{A}$ |
| Current consumption of internal voltage reference | $\mathrm{I}_{\text {ADCREF }}$ | Internal voltage reference | - | 65 | - | $\mu \mathrm{A}$ |
| Input capacitance | $\mathrm{C}_{\text {ADCIN }}$ |  | - | 2 | - | pF |
| Input ON resistance | $\mathrm{R}_{\text {ADCIN }}$ |  | 1 | - | - | $\mathrm{M} \Omega$ |
| Input RC filter resistance | R ${ }_{\text {ADCFILT }}$ |  | - | 10 | - | k $\Omega$ |
| Input RC filter/decoupling capacitance | $\mathrm{C}_{\text {ADCFILT }}$ |  | - | 250 | - | fF |
| ADC Clock Frequency | $\mathrm{f}_{\text {ADCCLK }}$ |  | - | - | 13 | MHz |
| Conversion time | $\mathrm{t}_{\text {ADCCONV }}$ | 6-bit | 7 | - | - | ADCCLK Cycles |
|  |  | 8-bit | 11 | - | - | ADCCLK <br> Cycles |
|  |  | 12-bit | 13 | - | - | ADCCLK Cycles |



| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise And Distortionratio (SINAD) | SINAD ${ }_{\text {ADC }}$ | 1 MSamples/s, 12-bit, singleended, internal 1.25 V reference | - | 58 | - | dB |
|  |  | 1 MSamples/s, 12-bit, singleended, internal 2.5 V reference | - | 62 | - | dB |
|  |  | 1 MSamples/s, 12-bit, singleended, $\mathrm{V}_{\mathrm{DD}}$ reference | - | 64 | - | dB |
|  |  | 1 MSamples/s, 12-bit, differential, internal 1.25 V reference | - | 60 | - | dB |
|  |  | 1 MSamples/s, 12-bit, differential, internal 2.5 V reference | - | 64 | - | dB |
|  |  | 1 MSamples/s, 12-bit, differential, 5 V reference | - | 54 | - | dB |
|  |  | 1 MSamples/s, 12-bit, differential, $\mathrm{V}_{\mathrm{DD}}$ reference | - | 66 | - | dB |
|  |  | 1 MSamples/s, 12-bit, differential, $2 x V_{D D}$ reference | - | 68 | - | dB |
|  |  | 200 kSamples/s, 12-bit, singleended, internal 1.25 V reference | - | 61 | - | dB |
|  |  | 200 kSamples/s, 12-bit, singleended, internal 2.5 V reference | - | 65 | - | dB |
|  |  | 200 kSamples/s, 12-bit, singleended, $\mathrm{V}_{\mathrm{DD}}$ reference | - | 66 | - | dB |
|  |  | 200 kSamples/s, 12-bit, differential, internal 1.25 V reference | - | 63 | - | dB |
|  |  | 200 kSamples/s, 12-bit, differential, internal 2.5 V reference | - | 66 | - | dB |
|  |  | 200 kSamples/s, 12-bit, differential, 5V reference | - | 66 | - | dB |
|  |  | 200 kSamples/s, 12-bit, differential, $V_{D D}$ reference | 62 | 65 | - | dB |
|  |  | 200 kSamples/s, 12-bit, differential, $2 x V_{D D}$ reference | - | 69 | - | dB |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spurious-Free Dynamic Range (SFDR) | $\mathrm{SFDR}_{\text {ADC }}$ | 1 MSamples/s, 12-bit, singleended, internal 1.25 V reference | - | 64 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, singleended, internal 2.5 V reference | - | 76 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, singleended, $V_{D D}$ reference | - | 73 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, differential, internal 1.25 V reference | - | 66 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, differential, internal 2.5 V reference | - | 77 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, differential, $\mathrm{V}_{\mathrm{DD}}$ reference | - | 76 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, differential, $2 x V_{D D}$ reference | - | 75 | - | dBc |
|  |  | 1 MSamples/s, 12-bit, differential, 5V reference | - | 69 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, singleended, internal 1.25 V reference | - | 75 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, singleended, internal 2.5 V reference | - | 75 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, singleended, $\mathrm{V}_{\mathrm{DD}}$ reference | - | 76 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, differential, internal 1.25 V reference | - | 79 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, differential, internal 2.5 V reference | - | 79 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, differential, 5 V reference | - | 78 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, differential, $\mathrm{V}_{\mathrm{DD}}$ reference | 68 | 79 | - | dBc |
|  |  | 200 kSamples/s, 12-bit, differential, $2 x V_{D D}$ reference | - | 79 | - | dBc |
| Offset voltage | $\mathrm{V}_{\text {ADCOFFSET }}$ | After calibration, single-ended | - | 0.3 | - | mV |
|  |  | After calibration, differential | -3 | 0.3 | 3 | mV |
| Thermometer output gradient | TGRAD ${ }_{\text {ADCTH }}$ |  | - | -1.92 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
|  |  |  | - | -6.3 | - | ADC Codes $/{ }^{\circ} \mathrm{C}$ |
| Differential non-linearity (DNL) | DNL ${ }_{\text {ADC }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, external 2.5 V reference | -1 | $\pm 0.7$ | 4 | LSB |
| Integral non-linearity (INL), End point method | $\mathrm{INL}_{\text {ADC }}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, external 2.5 V reference | - | $\pm 1.2$ | $\pm 3.0$ | LSB |
| No missing codes | MC ${ }_{\text {ADC }}$ |  | $11.999^{1}$ | 12 | - | bits |
| Gain error drift | GAINED | 1.25 V reference | - | $0.01^{2}$ | $0.033^{3}$ | \%/ ${ }^{\circ} \mathrm{C}$ |
|  |  | 2.5 V reference | - | $0.01^{2}$ | $0.03{ }^{3}$ | \%/ ${ }^{\circ} \mathrm{C}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Offset error drift | OFFSET |  | 1.25 V reference | - | $0.2^{2}$ | $0.7^{3}$ |
|  | 2.5 V reference | - | $0.2^{2}$ | $0.62^{3}$ | $\mathrm{LSB} /{ }^{\circ} \mathrm{C}$ |  |

## Note:

1. On the average every ADC will have one missing code, most likely to appear around $2048+/-n * 512$ where $n$ can be a value in the set $\{-3,-2,-1,1,2,3\}$. There will be no missing code around 2048 , and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78 dBc for a full scale input for chips that have the missing code issue.
2. Typical numbers given by abs(Mean) / (85-25).
3. Max number given by (abs(Mean) + 3 x stddev) / ( $85-25$ ).

The integral non-linearity (INL) and differential non-linearity parameters are explained in the following two figures.


Figure 4.23. Integral Non-Linearity (INL)


Figure 4.24. Differential Non-Linearity (DNL)

### 4.10.1 Typical performance



Figure 4.25. ADC Frequency Spectrum, VDD $=3 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$


2XVDDVSS Reference


VDD Reference



5VDIFF Reference


Figure 4.26. ADC Integral Linearity Error vs Code, VDD $=3 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$


2XVDDVSS Reference


VDD Reference




Figure 4.27. ADC Differential Linearity Error vs Code, VDD $=3 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}$



Figure 4.28. ADC Absolute Offset, Common Mode = VDD/2


Figure 4.29. ADC Dynamic Performance vs Temperature for all ADC References, VDD $=3 \mathrm{~V}$


Figure 4.30. ADC Temperature Sensor Readout
4.11 Digital Analog Converter (DAC)

Table 4.15. DAC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage range | V DACOUT | VDD voltage reference, single-ended | 0 | - | $V_{\text {DD }}$ | V |
|  |  | VDD voltage reference, differential | $-V_{D D}$ | - | $V_{D D}$ | V |
| Output common mode voltage range | $V_{\text {DACCM }}$ |  | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Active current including references for 2 channels | $\mathrm{I}_{\text {DAC }}$ | 500 kSamples/s, 12-bit | - | $400{ }^{1}$ | 600 | $\mu \mathrm{A}$ |
|  |  | 100 kSamples/s, 12-bit | - | 2001 | 260 | $\mu \mathrm{A}$ |
|  |  | 1 kSamples/s 12-bit NORMAL | - | $17^{1}$ | 25 | $\mu \mathrm{A}$ |
| Sample rate | $\mathrm{SR}_{\text {DAC }}$ |  | - |  | 500 | ksamples/ s |
| DAC clock frequency | $\mathrm{f}_{\mathrm{DAC}}$ | Continuous Mode | - | - | 1000 | kHz |
|  |  | Sample/Hold Mode | - | - | 250 | kHz |
|  |  | Sample/Off Mode | - | - | 250 | kHz |
| Clock cycles per conversion | CYC ${ }_{\text {DAC }}$ CONV |  | - | 2 | - | cycles |
| Conversion time | t DACCONV |  | 2 | - | - | $\mu \mathrm{s}$ |
| Settling time | $t_{\text {DACSET- }}$ TLE |  | - | 5 | - | $\mu \mathrm{s}$ |
| Signal-to-Noise Ratio (SNR) | SNR ${ }_{\text {DAC }}$ | 500 kSamples/s, 12-bit, single-ended, internal 1.25 V reference | - | 58 | - | dB |
|  |  | 500 kSamples/s, 12-bit, single-ended, internal 2.5 V reference | - | 59 | - | dB |
|  |  | $500 \mathrm{kSamples} / \mathrm{s}$, 12-bit, differential, internal 1.25 V reference | - | 58 | - | dB |
|  |  | 500 kSamples/s, 12-bit, differential, internal 2.5 V reference | - | 58 | - | dB |
|  |  | 500 kSamples/s, 12-bit, differential, $V_{D D}$ reference | - | 59 | - | dB |
| Signal-to-Noise plus Distortion Ratio (SNDR) | SNDR ${ }_{\text {DAC }}$ | 500 kSamples/s, 12-bit, single-ended, internal 1.25 V reference | - | 57 | - | dB |
|  |  | 500 kSamples/s, 12-bit, single-ended, internal 2.5 V reference | - | 54 | - | dB |
|  |  | 500 kSamples/s, 12-bit, differential, internal 1.25 V reference | - | 56 | - | dB |
|  |  | 500 kSamples/s, 12-bit, differential, internal 2.5 V reference | - | 53 | - | dB |
|  |  | 500 kSamples/s, 12-bit, differential, $V_{D D}$ reference | - | 55 | - | dB |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spurious-Free Dynamic Range (SFDR) | SFDR ${ }_{\text {DAC }}$ | 500 kSamples/s, 12-bit, single-ended, internal 1.25 V reference | - | 62 | - | dBc |
|  |  | 500 kSamples/s, 12-bit, single-ended, internal 2.5 V reference | - | 56 | - | dBc |
|  |  | 500 kSamples/s, 12-bit, differential, internal 1.25 V reference | - | 61 | - | dBc |
|  |  | 500 kSamples/s, 12-bit, differential, internal 2.5 V reference | - | 55 | - | dBc |
|  |  | 500 kSamples/s, 12-bit, differential, $V_{D D}$ reference | - | 60 | - | dBc |
| Offset voltage | VDACOFFSET | After calibration, single-ended | - | 2 | 12 | mV |
|  |  | After calibration, differential | - | 2 | - | mV |
| Differential non-linearity | DNL ${ }_{\text {dac }}$ |  | - | $\pm 1$ | - | LSB |
| Integral non-linearity | $\mathrm{INL}_{\text {DAC }}$ |  | - | $\pm 5$ | - | LSB |
| No missing codes | MC ${ }_{\text {DAC }}$ |  | - | 12 | - | bits |
| Note: <br> 1. Measured with a static input code and no loading on the output. |  |  |  |  |  |  |

### 4.12 Operational Amplifier (OPAMP)

Table 4.16. OPAMP

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active Current | IOPAMP | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain | - | 350 | 405 | $\mu \mathrm{A}$ |
|  |  | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain | - | 95 | 115 | $\mu \mathrm{A}$ |
|  |  | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain | - | 13 | 17 | $\mu \mathrm{A}$ |
| Open Loop Gain | $\mathrm{G}_{\text {OL }}$ | $\begin{aligned} & \text { (OPA2)BIASPROG=0xF, (OPA2)HALF- } \\ & \text { BIAS=0x0 } \end{aligned}$ | - | 101 | - | dB |
|  |  | $\begin{aligned} & \text { (OPA2)BIASPROG=0x7, (OPA2)HALF- } \\ & \text { BIAS=0x1 } \end{aligned}$ | - | 98 | - | dB |
|  |  | $\begin{aligned} & \text { (OPA2)BIASPROG=0x0, (OPA2)HALF- } \\ & \text { BIAS=0x1 } \end{aligned}$ | - | 91 | - | dB |
| Gain Bandwidth Product | GBW ${ }_{\text {OPAMP }}$ | $\begin{aligned} & \text { (OPA2)BIASPROG=0xF, (OPA2)HALF- } \\ & \text { BIAS=0x0 } \end{aligned}$ | - | 6.1 | - | MHz |
|  |  | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS $=0 \times 1$ | - | 1.8 | - | MHz |
|  |  | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS $=0 \times 1$ | - | 0.25 | - | MHz |
| Phase Margin | PM ${ }_{\text {OPAMP }}$ | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS $=0 \times 0, C_{L}=75 \mathrm{pF}$ | - | 64 | - | - |
|  |  | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS $=0 \times 1, C_{L}=75 \mathrm{pF}$ | - | 58 | - | - |
|  |  | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS $=0 \times 1, C_{L}=75 \mathrm{pF}$ | - | 58 | - | - |
| Input Resistance | $\mathrm{R}_{\text {INPUT }}$ |  | - | 100 | - | $\mathrm{M} \Omega$ |
| Load Resistance | RLOAD |  | 200 | - | - | $\Omega$ |
| DC Load Current | load_dc |  | - | - | 11 | mA |
| Input Voltage | VINPUT | OPAxHCMDIS=0 | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | OPAxHCMDIS=1 | $\mathrm{V}_{\text {SS }}$ | - | $V_{D D-1.2}$ | V |
| Output Voltage | V OUTPUT |  | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Offset Voltage | V OFFSET | Unity Gain, $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\mathrm{in}}<\mathrm{V}_{\mathrm{DD}}$, OPAxHCMDIS=0 | -13 | 0 | 11 | mV |
|  |  | Unity Gain, $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {in }}<\mathrm{V}_{\mathrm{DD}}-1.2$, OPAxHCMDIS=1 | - | 1 | - | mV |
| Input Offset Voltage Drift | VoFFSET_DRIFT |  | - | - | 0.02 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR ${ }_{\text {OPAMP }}$ | (OPA2)BIASPROG=0xF, (OPA2)HALFBIAS $=0 \times 0$ | - | 3.2 | - | V/ $/ \mathrm{s}$ |
|  |  | (OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1 | - | 0.8 | - | V/us |
|  |  | (OPA2)BIASPROG=0x0, (OPA2)HALFBIAS $=0 \times 1$ | - | 0.1 | - | V/ $/ \mathrm{s}$ |
| Voltage Noise | NOPAMP | $\begin{aligned} & \mathrm{V}_{\text {out }}=1 \mathrm{~V}, \text { RESSEL }=0,0.1 \mathrm{~Hz}<\mathrm{f}<10 \mathrm{kHz} \text {, } \\ & \text { OPAxHCMDIS }=0 \end{aligned}$ | - | 101 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $V_{\text {out }}=1 \mathrm{~V}, \text { RESSEL=0, } 0.1 \mathrm{~Hz}<\mathrm{f}<10 \mathrm{kHz} \text {, }$ OPAxHCMDIS=1 | - | 141 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $V_{\text {out }}=1 \mathrm{~V}$, RESSEL $=0,0.1 \mathrm{~Hz}<\mathrm{f}<1 \mathrm{MHz}$, OPAxHCMDIS=0 | - | 196 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $V_{\text {out }}=1 \mathrm{~V}$, RESSEL $=0,0.1 \mathrm{~Hz}<\mathrm{f}<1 \mathrm{MHz}$, OPAxHCMDIS=1 | - | 229 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\begin{aligned} & \text { RESSEL=7, } 0.1 \mathrm{~Hz}<f<10 \mathrm{kHz} \text {, OPAxHCM- } \\ & \text { DIS=0 } \end{aligned}$ | - | 1230 | - | $\mu \mathrm{V}_{\mathrm{RMS}}$ |
|  |  | $\begin{aligned} & \text { RESSEL=7, } 0.1 \mathrm{~Hz}<\mathrm{f}<10 \mathrm{kHz} \text {, OPAxHCM- } \\ & \text { DIS=1 } \end{aligned}$ | - | 2130 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\begin{aligned} & \text { RESSEL=7, } 0.1 \mathrm{~Hz}<f<1 \mathrm{MHz} \text {, OPAxHCM- } \\ & \text { DIS=0 } \end{aligned}$ | - | 1630 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\begin{aligned} & \text { RESSEL=7, } 0.1 \mathrm{~Hz}<f<1 \mathrm{MHz} \text {, OPAxHCM- } \\ & \text { DIS=1 } \end{aligned}$ | - | 2590 | - | $\mu \mathrm{V}_{\mathrm{RMS}}$ |



Figure 4.31. OPAMP Common Mode Rejection Ratio


Figure 4.32. OPAMP Positive Power Supply Rejection Ratio


Figure 4.33. OPAMP Negative Power Supply Rejection Ratio


Figure 4.34. OPAMP Voltage Noise Spectral Density(Unity Gain) $\mathbf{V}_{\text {out }}=1 \mathrm{~V}$


Figure 4.35. OPAMP Voltage Noise Spectral Density(Non-Unity Gain)

### 4.13 Analog Comparator (ACMP)

Table 4.17. ACMP

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\text {ACMPIN }}$ |  | 0 | - | $V_{\text {DD }}$ | V |
| ACMP Common Mode voltage range | $\mathrm{V}_{\text {ACMPCM }}$ |  | 0 | - | $V_{D D}$ | V |
| Active current | $\mathrm{I}_{\text {ACMP }}$ | BIASPROG=0b0000, FULLBIAS $=0$ and HALFBIAS $=1$ in ACMPn_CTRL register | - | 0.1 | 0.6 | $\mu \mathrm{A}$ |
|  |  | BIASPROG=0b1111, FULLBIAS $=0$ and HALFBIAS $=0$ in ACMPn_CTRL register | - | 2.87 | 12 | $\mu \mathrm{A}$ |
|  |  | BIASPROG=0b1111, FULLBIAS $=1$ and HALFBIAS $=0$ in ACMPn_CTRL register | - | 250 | 520 | $\mu \mathrm{A}$ |
| Current consumption of internal voltage reference | IACMPREF | Internal voltage reference off. Using external voltage reference | - | 0 | - | $\mu \mathrm{A}$ |
|  |  | Internal voltage reference | - | 5 | - | $\mu \mathrm{A}$ |
| Offset voltage | $\mathrm{V}_{\text {ACMPOFFSET }}$ | BIASPROG= 0b1010, FULLBIAS=0 and HALFBIAS=0 in ACMPn_CTRL register | -12 | 0 | 12 | mV |
| ACMP hysteresis | $\mathrm{V}_{\text {ACMPHYST }}$ | Programmable | - | 17 | - | mV |
| Capacitive Sense Internal Resistance | RCSRES | CSRESSEL=0b00 in ACMPn_INPUTSEL | - | 43 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL=0b01 in ACMPn_INPUTSEL | - | 78 | - | k $\Omega$ |
|  |  | CSRESSEL=0b10 in ACMPn_INPUTSEL | - | 111 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL=0b11 in ACMPn_INPUTSEL | - | 145 | - | $\mathrm{k} \Omega$ |
| Startup time | $\mathrm{t}_{\text {ACMPSTART }}$ |  | - | - | 10 | $\mu \mathrm{s}$ |

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in in the following equation. $I_{\text {ACMPREF }}$ is zero if an external voltage reference is used.
$I_{\text {ACMPTOTAL }}=I_{\text {ACMP }}+I_{\text {ACMPREF }}$



Figure 4.36. ACMP Characteristics, $\mathrm{Vdd}=3 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}$, FULLBIAS $=0$, HALFBIAS $=1$

### 4.14 Voltage Comparator (VCMP)

Table 4.18. VCMP

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\text {VCMPIN }}$ |  | - | $V_{D D}$ | - | V |
| VCMP Common Mode voltage range | $\mathrm{V}_{\mathrm{VCMPCM}}$ |  | - | $V_{D D}$ | - | V |
| Active current | $I_{\text {VCMP }}$ | BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register | - | 0.3 | 0.6 | $\mu \mathrm{A}$ |
|  |  | BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. $\mathrm{LPREF}=0$. | - | 22 | 30 | $\mu \mathrm{A}$ |
| Startup time reference generator | tvCMPREF | NORMAL | - | 10 | - | $\mu \mathrm{s}$ |
| Offset voltage | VVCMPOFFSET | Single-ended | -230 | -40 | 190 | mV |
|  |  | Differential | - | 10 | - | mV |
| VCMP hysteresis | $V_{\text {VCMPHYST }}$ |  | - | 40 | - | mV |
| Startup time | $t_{\text {VCMPSTART }}$ |  | - | - | 10 | $\mu \mathrm{s}$ |

The $V_{D D}$ trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:
$V_{\text {DD Trigger Level }}=1.667 \mathrm{~V}+0.034 \times$ TRIGLEVEL

### 4.15 EBI



Figure 4.37. EBI Write Enable Timing

Table 4.19. EBI Write Enable Timing

| Parameter | Symbol |  | Min | Typ |
| :--- | :--- | :--- | :--- | :--- | Max | Unit |
| :---: |
| Output hold time, from trailing EBI_WEn/EBI_NAND- <br> WEn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn <br> invalid |
| toH_WEn 1234 |
| Output setup time, from EBI_AD, EBI_A, EBI_CSn, <br> EBI_BLn valid to leading EBI_WEn/EBI_NANDWEn <br> edge |
| toSU_WEn 12345 |
| EBI_WEn/EBI_NANDWEn pulse width |

## Note:

1. Applies for all addressing modes (figure only shows D16 addressing mode)
2. Applies for both EBI_WEn and EBI_NANWEn (figure only shows EBI_WEn)
3. Applies for all polarities (figure only shows active low signals)
4. Measurement done at $10 \%$ and $90 \%$ of $V_{D D}$ (figure shows $50 \%$ of $V_{D D}$ )
5. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFWE=0. The leading edge of EBI_WEn can be moved to the right by setting HALFWE=1. This decreases the length of $t_{\text {WIDTH_WEn }}$ and increases the length of tosu_wen by $1 / 2 \times$ thFCLKNODIV.


Figure 4.38. EBI Address Latch Enable Related Output Timing

Table 4.20. EBI Address Latch Enable Related Output Timing

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output hold time, from trailing EBI_ALE edge to EBI_AD invalid | toh_ALEn 1234 |  | - | - | ns |
| Output setup time, from EBI_AD valid to leading EBI_ALE edge | tosu_ALEn 124 | $-13.00+\left(0 \times t_{\text {HFCORECLK }}\right)$ | - | - | ns |
| EBI_ALEn pulse width | twIDTH_ALEn 1234 | $-7.00+\left((\right.$ ADDRSETUP +1$\left.) \times t_{\text {HFCORECLK }}\right)$ | - | - | ns |

## Note:

1. Applies to addressing modes D8A24ALE and D16A16ALE (figure only shows D16A16ALE)
2. Applies for all polarities (figure only shows active low signals)
3. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFALE=0. The trailing edge of EBI_ALE can be moved to the left by setting HALFALE=1. This decreases the length of $t_{\text {WIDTH_ALEn }}$ and increases the length of $t_{\text {OH_ALEn }}$ by $t_{\text {HFCORECLK }}-1 / 2 \times t_{\text {HFCLKNODIV }}$.
4. Measurement done at $10 \%$ and $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ (figure shows $50 \%$ of $\mathrm{V}_{\mathrm{DD}}$ )
5. Figure only shows a write operation. For a multiplexed read operation the address hold time is controlled via the RDSETUP state instead of via the ADDRHOLD state.


Figure 4.39. EBI Read Enable Related Output Timing

Table 4.21. EBI Read Enable Related Output Timing

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output hold time, from trailing EBI_REn/EBI_NANDREn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid | $\mathrm{t}_{\text {OH_REn }} 1234$ | $-10.00+\left(\mathrm{RDHOLD} \times \mathrm{t}_{\text {HFCORECLK }}\right)$ | - | - | ns |
| Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_REn/ EBI_NANDREn edge | tosu_REn 12345 | $-10.00+\left(\right.$ RDSETUP $\left.\times \mathrm{t}_{\text {HFCORECLK }}\right)$ | - | - | ns |
| EBI_REn pulse width | twIDTH_REn 123456 | $-9.00+\left((R D S T R B+1) \times t_{\text {HFCORECLK }}\right)$ | - | - | ns |

## Note:

1. Applies for all addressing modes (figure only shows D8A8. Output timing for EBI_AD only applies to multiplexed addressing modes D8A24ALE and D16A16ALE)
2. Applies for both EBI_REn and EBI_NANDREn (figure only shows EBI_REn)
3. Applies for all polarities (figure only shows active low signals)
4. Measurement done at $10 \%$ and $90 \%$ of $V_{D D}$ (figure shows $50 \%$ of $V_{D D}$ )
5. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFRE=0. The leading edge of EBI_REn can be moved to the right by setting HALFRE=1. This decreases the length of twIDTH_REn and increases the length of tOSU_REn by $1 / 2 \times$ thFCLKNODIV. $^{\text {H }}$
6. When page mode is used, RDSTRB is replaced by RDPA for page hits.


Figure 4.40. EBI Read Enable Related Timing Requirements

Table 4.22. EBI Read Enable Related Timing Requirements

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Setup time, from EBI_AD valid to trailing EBI_REn edge | tSu_REn $^{1234}$ | 37 | - | - | ns |
| Hold time, from trailing EBI_REn edge to EBI_AD invalid | $t_{H \_R E n} 1234$ | -1 | - | - | ns |
| Note: <br> 1. Applies for all addressing modes (figure only shows D16A8). <br> 2. Applies for both EBI_REn and EBI_NANDREn (figure only shows EBI_REn) <br> 3. Applies for all polarities (figure only shows active low signals) <br> 4. Measurement done at $10 \%$ and $90 \%$ of $V_{D D}$ (figure shows $50 \%$ of $V_{D D}$ ) |  |  |  |  |  |



Figure 4.41. EBI Ready/Wait Related Timing Requirements

Table 4.23. EBI Ready/Wait Related Timing Requirements

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Setup time, from EBI_ARDY valid to trailing EBI_REn, EBI_WEn edge | tSU_ARDY ${ }^{1234}$ | $37+\left(3 \times t_{\text {HFCORECLK }}\right)$ | - | - | ns |
| Hold time, from trailing EBI_REn, EBI_WEn edge to EBI_ARDY invalid | $t_{\text {H_ARDY }}{ }^{1234}$ | -1 | - | - | ns |
| Note: |  |  |  |  |  |
| 1. Applies for all addressing mod 2. Applies for EBI_REn, EBI_WE 3. Applies for all polarities (figure 4. Measurement done at $10 \%$ and | (figure only sho (figure only show only shows active $90 \%$ of $V_{\text {DD }}$ (figu |  |  |  |  |

Table 4.24. LCD

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Frame rate | flCDFR |  | 30 | - | 200 | Hz |
| Number of segments supported | NUMSEG |  | - | $36 \times 8$ | - | seg |
| LCD supply voltage range | VLCD | Internal boost circuit enabled | 2.0 | - | 3.8 | V |
| Steady state current consumption. | ILCD | Display disconnected, static <br> mode, framerate 32 Hz, all <br> segments on. | - | 250 | - | nA |

The total LCD current is given by the following equation. LLCDBOOST is zero if internal boost is off.
$I_{\text {LCDTOTAL }}=I_{\text {LCD }}{ }^{+} I_{\text {LCDBOost }}$

### 4.17 I2C

Table 4.25. I2C Standard-mode (Sm)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | 0 | - | $100^{1}$ | kHz |
| SCL clock low time | $\mathrm{t}_{\text {LOW }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | $\mathrm{t}_{\text {SU,DAT }}$ | 250 | - | - | ns |
| SDA hold time | $\mathrm{t}_{\text {HD,DAT }}$ | 8 | - | $3450^{2,3}$ | ns |
| Repeated START condition set-up time | $\mathrm{t}_{\text {SU,STA }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | $\mathrm{t}_{\text {HD,STA }}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | $\mathrm{t}_{\text {SU,STO }}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and a START condition | $\mathrm{t}_{\text {BUF }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| N |  |  | - | - | - |

## Note:

1. For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32GG Reference Manual.
2. The maximum SDA hold time ( $\mathrm{t}_{\mathrm{HD}, \mathrm{DAT}}$ ) needs to be met only when the device does not stretch the low time of SCL ( $\mathrm{t}_{\mathrm{LO}}$ ).
3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < (( $3450 * 10^{-9}$ [s] * f $\left.\left.{ }_{\text {HFPERCLK }}[\mathrm{Hz}]\right)-4\right)$.

Table 4.26. I2C Fast-mode (Fm)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | 0 | - | $400^{1}$ | kHz |
| SCL clock low time | $\mathrm{t}_{\text {LOW }}$ | 1.3 | - | - | $\mu \mathrm{s}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | $\mathrm{t}_{\text {SU,DAT }}$ | 100 | - | - | ns |
| SDA hold time | $\mathrm{t}_{\text {HD,DAT }}$ | 8 | - | $900^{2,3}$ | ns |
| Repeated START condition set-up time | $\mathrm{t}_{\text {SU,STA }}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | $\mathrm{t}_{\text {HD,STA }}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | $\mathrm{t}_{\text {SU,STO }}$ | 0.6 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and a START condition | $\mathrm{t}_{\text {BUF }}$ | 1.3 | - | - | $\mu \mathrm{s}$ |

## Note:

1. For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32GG Reference Manual.
2. The maximum SDA hold time ( $\mathrm{t}_{\mathrm{HD}, \mathrm{DAT}}$ ) needs to be met only when the device does not stretch the low time of SCL ( $\mathrm{t}_{\mathrm{LOW}}$ ).
3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV $<\left(\left(900^{* 1} 10^{-9}[\mathrm{~s}]\right.\right.$ * $\left.\left.\mathrm{f}_{\text {HFPERCLK }}[\mathrm{Hz}]\right)-4\right)$.

## Table 4.27. I2C Fast-mode Plus (Fm+)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | 0 | - | $1000^{1}$ | kHz |
| SCL clock low time | $\mathrm{t}_{\text {LOW }}$ | 0.5 | - | - | $\mu \mathrm{m}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ | 0.26 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | $\mathrm{t}_{\text {SU,DAT }}$ | 50 | - | - | ns |
| SDA hold time | $\mathrm{t}_{\text {HD,DAT }}$ | 8 | - | - | ns |
| Repeated START condition set-up time | $\mathrm{t}_{\text {SU,STA }}$ | 0.26 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | $\mathrm{t}_{\text {HD,STA }}$ | 0.26 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | $\mathrm{t}_{\text {SU,STO }}$ | 0.26 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and a START condition | $\mathrm{t}_{\text {BUF }}$ | 0.5 | - | - | $\mu \mathrm{s}$ |

## Note:

1. For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32GG Reference Manual.

### 4.18 USART SPI



Figure 4.42. SPI Master Timing

Table 4.28. SPI Master Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| SCLK period | $\mathrm{t}_{\text {SCLK }}{ }^{12}$ |  | $2 \times \mathrm{t}_{\text {HFPERCLK }}$ | - | - | ns |
| CS to MOSI | $\mathrm{t}_{\text {CS_MO }}{ }^{12}$ |  | -2.00 | - | 1.00 | ns |
| SCLK to MOSI | $\mathrm{t}_{\text {SCLK_MO }}{ }^{12}$ |  | -4.00 | - | 3.00 | ns |
| MISO setup time | $\mathrm{t}_{\text {SU_MI }}{ }^{12}$ | IOVDD $=1.98 \mathrm{~V}$ | 36.00 | - | - | ns |
|  | IOVDD $=3.0 \mathrm{~V}$ | 29.00 | - | - | ns |  |
| MISO hold time |  |  | -4.00 | - | - | ns |

## Note:

1. Applies for both CLKPHA $=0$ and CLKPHA $=1$ (figure only shows CLKPHA = 0)
2. Measurement done at $10 \%$ and $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ (figure shows $50 \%$ of $\mathrm{V}_{\mathrm{DD}}$ )


Figure 4.43. SPI Slave Timing

Table 4.29. SPI Slave Timing

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCKL period | $\mathrm{tSCLK}_{\text {_sl }}{ }^{12}$ | $2 \times$ thfPERCLK | - | - | ns |
| SCLK high period | tSCLK_hi ${ }^{12}$ | $3 \times$ thFPERCLK | - | - | ns |
| SCLK low period | tSCLK_10 $^{12}$ | $3 \times$ thFPERCLK | - | - | ns |
| CS active to MISO | $\mathrm{t}_{\text {CS_ACT_MI }}{ }^{12}$ | 4.00 | - | 30.00 | ns |
| CS disable to MISO high-impedance | $\mathrm{tCS}_{\text {_DIS_MI }}{ }^{12}$ | 4.00 | - | 30.00 | ns |
| MOSI setup time | $\mathrm{tSU}_{\text {_MO }}{ }^{12}$ | 4.00 | - | - | ns |
| MOSI hold time | $\mathrm{t}_{\mathrm{H}} \mathrm{MO}^{12}$ | $2+2 \times \mathrm{t}_{\text {HFPERCLK }}$ | - | - | ns |
| SCLK to MISO | tsCLK_MI $^{12}$ | $9+\mathrm{t}_{\text {HFPERCLK }}$ | - | $36+2 \times \mathrm{t}_{\text {HFPERCLK }}$ | ns |
| Note: <br> 1. Applies for both CLKPHA $=0$ and CLKPHA $=1$ (figure only shows CLKPHA $=0$ ) <br> 2. Measurement done at $10 \%$ and $90 \%$ of $V_{D D}$ (figure shows $50 \%$ of $V_{D D}$ ) |  |  |  |  |  |

### 4.19 USB

The USB hardware in the EFM32GG passes all tests for USB 2.0 Full Speed certification. See the test-report distributed with application note ANO046-USB Hardware Design Guide.

### 4.20 Digital Peripherals

Table 4.30. Digital Peripherals

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USART current | IUSART | USART idle current, clock enabled | - | 4.9 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| UART current | luart | UART idle current, clock enabled | - | 3.4 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| LEUART current | ILEUART | LEUART idle current, clock enabled | - | 140 | - | nA |
| I2C current | $\mathrm{I}_{12 \mathrm{C}}$ | I2C idle current, clock enabled | - | 6.1 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| TIMER current | $\mathrm{I}_{\text {IIMER }}$ | TIMER_0 idle current, clock enabled | - | 6.9 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| LETIMER current | ILETIMER | LETIMER idle current, clock enabled | - | 119 | - | nA |
| PCNT current | IPCNT | PCNT idle current, clock enabled | - | 54 | - | nA |
| RTC current | $\mathrm{I}_{\text {RTC }}$ | RTC idle current, clock enabled | - | 54 | - | nA |
| LCD current | llCD | LCD idle current, clock enabled | - | 68 | - | nA |
| AES current | $\mathrm{I}_{\text {AES }}$ | AES idle current, clock enabled | - | 3.2 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| GPIO current | IGPIO | GPIO idle current, clock enabled | - | 3.7 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| EBI current | $\mathrm{l}_{\text {EBI }}$ | EBI idle current, clock enabled | - | 11.8 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| PRS current | IPRS | PRS idle current | - | 3.5 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| DMA current | IDMA | Clock enable | - | 11.0 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |

## 5. Pin Definitions

Note: Please refer to the application note AN0002 EFM32 Hardware Design Considerations for guidelines on designing Printed Circuit Boards (PCBs) for the EFM32GG.

### 5.1 EFM32GG230 (QFN64)

### 5.1.1 Pinout

The EFM32GG230 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.1. EFM32GG230 Pinout (top view, not to scale)

Table 5.1. Device Pinout

| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 0 | VSS | Ground. |  |  |  |
| 1 | PA0 |  | TIMO_CCO \#0/1/4 | $\begin{gathered} \text { LEUO_RX \#4 I2CO_SDA } \\ \# 0 \end{gathered}$ | PRS_CHO \#O GPIO_EM4WU0 |
| 2 | PA1 |  | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| 3 | PA2 |  | TIMO_CC2 \#0/1 |  | CMU_CLKO \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 |  | TIMO_CDTIO \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |
| 5 | PA4 |  | TIM0_CDTI1 \#0 |  | LES_ALTEX3 \#0 <br> ETM_TD2 \#3 |
| 6 | PA5 |  | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 |  |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0 |  |  |  |
| 9 | PC0 | ACMPO_CH0 DACO_OUTOALT \#O/ OPAMP_OUTOALT | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | LES_CHO \#O PRS_CH2 \#0 |
| 10 | PC1 | ACMP0_CH1 <br> DACO_OUTOALT \#1/ OPAMP_OUTOALT | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_RX \#5 US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | LES_CH1 \#O PRS_CH3 \#0 |
| 11 | PC2 | ACMP0_CH2 DACO OUTOALT \#2/ OPAMP_OUTOALT | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 12 | PC3 | ACMP0_CH3 <br> DAC0_OUTOALT \#3/ OPAMP_OUTOALT | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 13 | PC4 | ACMPO_CH4 DAC0_PO / OPAMP_PO | ```TIMO_CDTI2 #4 LE- TIMO_OUTO #3 PCNT1_SOIN #0``` | $\underset{\# 0}{\text { US2_CLK \#0 I2C1_SDA }}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_NO / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | $\begin{gathered} \text { US0_TX \#4 US1_CLK } \\ \# 0 \end{gathered}$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA8 |  | TIM2_CC0 \#0 |  |  |
| 18 | PA9 |  | TIM2_CC1 \#0 |  |  |
| 19 | PA10 |  | TIM2_CC2 \#0 |  |  |
| 20 | RESETn | Reset input, active low. To low during reset, and let | apply an external rese internal pull-up ensu | source to this pin, it is requi hat reset is released. | red to only drive this pin |
| 21 | PB11 | DAC0_OUTO / OPAMP_OUT0 | TIM1_CC2 \#3 LETIMO_OUTO \#1 | I2C1_SDA \#1 |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 22 | PB12 | $\begin{aligned} & \text { DAC0_OUT1 / } \\ & \text { OPAMP_OUT1 } \end{aligned}$ | LETIMO_OUT1 \#1 | I2C1_SCL \#1 |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\begin{gathered} \text { USO_CS \#4/5 LEU0_RX } \\ \# 1 \end{gathered}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0. |  |  |  |
| 28 | PD0 | ADCO_CHO DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{aligned} & \text { TIM0_CCO \#3 } \\ & \text { PCNT2_S1IN \#0 } \end{aligned}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | $\begin{gathered} \text { ADC0_CH6 DAC0_P1 / } \\ \text { OPAMP_P1 } \end{gathered}$ | TIM1_CC0 \#4 LETIMO OUTO \#0 PCNTO_SOIN \#3 | $\underset{\# 1}{\text { US1_RX \#2 I2C0_SDA }}$ | LES_ALTEX0 \#0 ACMP0 O \#2 ETM TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIM0_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLK0 \#2 LES ALTEX1 \#0 ACMP1 O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#0 I2CO_SDA } \\ \# 2 \end{gathered}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#0 I2C0_SCL } \\ \# 2 \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \# 2 \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PC8 | ACMP1_CH0 | TIM2_CCO \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 42 | PC9 | ACMP1_CH1 | TIM2_CC1 \#2 | US0_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| 43 | PC10 | ACMP1_CH2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 44 | PC11 | ACMP1_CH3 |  | US0_TX \#2 | LES_CH11 \#0 |
| 45 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | CMU_CLK0 \#1 <br> LES_CH12 \#0 |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 46 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ |  | LES_CH13 \#0 |
| 47 | PC14 | ACMP1_CH6 DAC0 OUT1ALT \#2/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTI1 \#1/3 } \\ \text { TIM1_CC1 \#0 } \\ \text { PCNT0_S1IN \#0 } \end{gathered}$ | US0_CS \#3 | LES_CH14 \#0 |
| 48 | PC15 | ACMP1_CH7 <br> DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | US0_CLK \#3 | LES_CH15 \#0 DBG_SWO \#1 |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIM0_OUT0 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CS \#2 LEUO_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 |  | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 52 | PF3 |  | TIMO_CDTIO \#2/5 |  | PRS_CH0 \#1 ETM_TD3 \#1 |
| 53 | PF4 |  | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| 54 | PF5 |  | TIMO_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| 55 | IOVDD_5 | Digital IO power supply 5. |  |  |  |
| 56 | PE8 |  | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 57 | PE9 |  | PCNT2_S1IN \#1 |  |  |
| 58 | PE10 |  | TIM1_CC0 \#1 | USO_TX \#0 | BOOT_TX |
| 59 | PE11 |  | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| 60 | PE12 |  | TIM1_CC2 \#1 | USO_RX \#3 USO_CLK \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 LES_ALTEX6 \#0 |
| 61 | PE13 |  |  | $\begin{gathered} \text { USO_TX \#3 USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 62 | PE14 |  | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 63 | PE15 |  | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 64 | PA15 |  | TIM3_CC2 \#0 |  |  |

### 5.1.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.2. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DAC0_OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DAC0_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| 12C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 |  | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 |  | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 |  | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 |  | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 |  | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 |  | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM3_CC2 | PA15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| USO_CLK | PE12 |  | PC9 | PC15 | PB13 | PB13 |  | USARTO clock input / output. |
| USO_CS | PE13 |  | PC8 | PC14 | PB14 | PB14 |  | USARTO chip select input / output. |
| USO_RX | PE11 |  | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 |  | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 |  |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 |  |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 |  |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 |  |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.1.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG230 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.3. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | - | - | - | - | PA10 | PA9 | PA8 | - | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | - | PB14 | PB13 | PA12 | PB11 | - | - | PB8 | PB7 | - | - | - | - | - | - | - |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | - | - | - | - | - | - | - | - |
| Port F | - | - | - | - | - | - | - | - | - | - | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.1.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG230 is shown in the following figure.


Figure 5.2. Opamp Pinout

### 5.2 EFM32GG232 (TQFP64)

### 5.2.1 Pinout

The EFM32GG232 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.3. EFM32GG232 Pinout (top view, not to scale)

Table 5.4. Device Pinout

| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 1 | PA0 |  | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 2 | PA1 |  | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 |  | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 |  | TIM0_CDTI0 \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 5 | PA4 |  | TIM0_CDTI1 \#0 |  | LES_ALTEX3 \#0 <br> ETM_TD2 \#3 |
| 6 | PA5 |  | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 <br> ETM_TD3 \#3 |
| 7 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |
| 8 | VSS | Ground. |  |  |  |
| 9 | PC0 | ACMPO_CH0 DACO_OUTOALT \#O/ OPAMP_OUTOALT | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_TX \#5 US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\underset{\# 0}{\text { LES_CHO \#0 PRS_CH2 }}$ |
| 10 | PC1 | ACMPO_CH1 DAC0_OUTOALT \#1/ OPAMP_OUTOALT | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | USO_RX \#5 US1_RX \#0 I2C0_SCL \#4 | LES_CH1 \#0 PRS_CH3 |
| 11 | PC2 | ACMPO_CH2 DACO_OUTOALT \#2/ OPAMP_OUTOALT | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 12 | PC3 | ACMPO_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | TIMO_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 13 | PC4 | ACMPO_CH4 DAC0_PO / OPAMP_P0 | TIMO_CDTI2 \#4 LETIM0_OUT0 \#3 PCNT1_SOIN \#0 | US2_CLK \#0 I2C1_SDA | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DACO_NO / OPAMP_NO } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | $\underset{\# 0}{\text { USO_TX \#4 US1_CLK }}$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | USO_RX \#4 US1_CS \#0 |  |
| 17 | PA8 |  | TIM2_CC0 \#0 |  |  |
| 18 | PA9 |  | TIM2_CC1 \#0 |  |  |
| 19 | PA10 |  | TIM2_CC2 \#0 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DAC0_OUTO / OPAMP_OUT0 | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |
| 22 | VSS | Ground. |  |  |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\begin{gathered} \text { USO_CS \#4/5 LEUO_RX } \\ \# 1 \end{gathered}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0. |  |  |  |
| 28 | PD0 | $\begin{gathered} \text { ADCO_CHO } \\ \text { DAC0_OUTOALT \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ | PCNT2_SOIN \#0 | US1_TX \#1 |  |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | $\begin{gathered} \text { ADC0_CH6 DAC0_P1 / } \\ \text { OPAMP_P1 } \end{gathered}$ | TIM1_CC0 \#4 LETIMO OUTO \#0 PCNTO_SOIN \#3 | $\begin{gathered} \text { US1_RX \#2 I2C0_SDA } \\ \# 1 \end{gathered}$ | LES_ALTEXO \#0 ACMPO O \#2 ETM TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNT0_S1IN \#3 | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLK0 \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#0 I2C0_SDA } \\ \# 2 \end{gathered}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#0 I2C0_SCL } \\ \text { \#2 } \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \# 2 \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PC8 | ACMP1_CH0 | TIM2_CCO \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 42 | PC9 | ACMP1_CH1 | TIM2_CC1 \#2 | USO_CLK \#2 | $\begin{gathered} \text { LES_CH9 \#0 } \\ \text { GPIO_EM4WU2 } \end{gathered}$ |
| 43 | PC10 | ACMP1_CH2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 44 | PC11 | ACMP1_CH3 |  | US0_TX \#2 | LES_CH11 \#0 |
| 45 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | CMU_CLKO \#1 LES_CH12 \#0 |
| 46 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ |  | LES_CH13 \#0 |
| 47 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | US0_CS \#3 | LES_CH14 \#0 |
| 48 | PC15 | ACMP1_CH7 <br> DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | USO_CLK \#3 | $\begin{aligned} & \text { LES_CH15 \#0 } \\ & \text { DBG_SWO \#1 } \end{aligned}$ |
| 49 | PF0 |  | $\begin{aligned} & \text { TIM0_CC0 \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | ```TIM0_CC1 #5 LE- TIM0_OUT1 #2``` | $\begin{gathered} \text { US1_CS \#2 LEU0_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |


| QFP6 Pin: and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog |  | Timers | Communication |

### 5.2.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.5. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMPO_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PDO |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 |  |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  |  | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 |  |  | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 |  |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 |  | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LEU1_RX | PC7 |  |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 |  | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN | PC14 |  | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 |  | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 |  | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 |  | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 |  | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| USO_CLK | PE12 |  | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 |  | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| USO_RX | PE11 |  | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 |  | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 |  |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 |  |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 |  |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 |  |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.2.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG232 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.6. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | - | - | - | - | - | PA10 | PA9 | PA8 | - | - | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | - | PB11 | - | - | PB8 | PB7 | - | - | - | - | - | - | - |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | - | - | - | - | - | - | - | - |
| Port F | - | - | - | - | - | - | - | - | - | - | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.2.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG232 is shown in the following figure.


Figure 5.4. Opamp Pinout

### 5.3 EFM32GG280 (LQFP100)

### 5.3.1 Pinout

The EFM32GG280 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.5. EFM32GG280 Pinout (top view, not to scale)

Table 5.7. Device Pinout

| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 1 | PA0 |  | EBI_AD09 \#0/1/2 | TIMO_CCO \#0/1/4 | $\begin{aligned} & \text { LEUO_RX \#4 } \\ & \text { I2C0_SDA \#0 } \end{aligned}$ | PRS_CHO \#0 GPIO_EM4WU0 |
| 2 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| 3 | PA2 |  | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TDO \#3 |
| 4 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| 9 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| 10 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| 11 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| 12 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| 13 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 14 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| 15 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| 16 | VSS | Ground. |  |  |  |  |
| 17 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| 18 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNTO_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| 19 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| 20 | PC2 | $\begin{gathered} \text { ACMP0_CH2 } \\ \text { DACO_OUTOALT } \\ \text { \#2/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 21 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DACO_OUTOALT } \\ \# 3 / \\ \text { OPAMP_OUTOALT } \end{gathered}$ | $\underset{\# 0 / 1 / 2}{\text { EBI_NANDREn }}$ | TIMO_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 22 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIMO OUTO \#3 PCNT1_S0IN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| 23 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DACO_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| 24 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | $\begin{aligned} & \text { US0_TX \#4 } \\ & \text { US1_CLK \#0 } \end{aligned}$ |  |
| 25 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO_RX \#4 <br> US1_CS \#0 |  |
| 26 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| 27 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| 28 | PA9 |  | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| 29 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| 30 | PA11 |  | EBI_HSNC \#0/1/2 |  |  |  |
| 31 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| 32 | VSS | Ground. |  |  |  |  |
| 33 | PA12 |  | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| 34 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| 35 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| 36 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| 37 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| 38 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| 39 | PB11 | DACO_OUTO / OPAMP_OUT0 |  | TIM1_CC2 \#3 LETIMO_OUT0 \#1 | I2C1_SDA \#1 |  |
| 40 | PB12 | DAC0_OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 41 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| 42 | PB13 | HFXTAL_P |  |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 43 | PB14 | HFXTAL_N |  |  | US0_CS \#4/5 LEU0_RX \#1 |  |
| 44 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| 45 | AVDD_0 | Analog power supply 0 . |  |  |  |  |
| 46 | PD0 | ```ADCO_CHO DACO OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 47 | PD1 | ```ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT``` |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 48 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 49 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 50 | PD4 | $\begin{aligned} & \text { ADC0_CH4 } \\ & \text { OPAMP_P2 } \end{aligned}$ |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 51 | PD5 | $\begin{gathered} \text { ADCO_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 52 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | TIM1_CC0 \#4 LETIMO OUTO \#0 PCNTO_SOIN \#3 | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0 O \#2 ETM_TDO \#0 |
| 53 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 54 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| 55 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| 56 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES_CH7 \#0 <br> ETM_TD0 \#2 |
| 57 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| 58 | VSS | Ground. |  |  |  |  |
| 59 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| 60 | PEO |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| 61 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| 62 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| 63 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| 64 | PE4 |  | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| 65 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| 66 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| 67 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| 68 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 69 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| 70 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | USO_RX \#2 | LES_CH10 \#0 |
| 71 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 72 | PC12 | $\begin{gathered} \text { ACMP1_CH4 } \\ \text { DAC0_OUT1ALT } \\ \# 0 / \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  |  | U1_TX \#0 | CMU_CLKO \#1 <br> LES_CH12 \#0 |
| 73 | PC13 | $\begin{gathered} \text { ACMP1_CH5 } \\ \text { DAC0_OUT1ALT } \\ \# 1 / \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| 74 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| 75 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \text { \#3/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | $\begin{aligned} & \text { LES_CH15 \#0 } \\ & \text { DBG SWO \#1 } \end{aligned}$ |
| 76 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | US1_CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| 77 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIMO_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| 78 | PF2 |  | EBI_ARDY \#0/1/2 | TIMO_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 79 | PF3 |  | EBI_ALE \#0 | TIMO_CDTIO \#2/5 |  | PRS_CH0 \#1 <br> ETM_TD3 \#1 |
| 80 | PF4 |  | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| 81 | PF5 |  | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| 82 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| 83 | VSS | Ground. |  |  |  |  |
| 84 | PF6 |  | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| 85 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| 86 | PF8 |  | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| 87 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| 88 | PD9 |  | EBI_CS0 \#0/1/2 |  |  |  |
| 89 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| 90 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| 91 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| 92 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 93 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| 94 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 95 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |


| LQFP100 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 96 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> USO_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 97 | PE13 |  | EBI_AD05 \#0/1/2 |  | US0_TX \#3 <br> US0_CS \#0 <br> I2CO_SCL \#6 | LES_ALTEX7 \#0 <br> ACMP0_O \#0 <br> GPIO_EM4WU5 |
| 98 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 99 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 100 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |

### 5.3.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.8. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PA0 | PAO | PA0 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7 . |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PDO | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 |  | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 |  | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| US0_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| US2_TX | PC2 | PB3 |  |  |  |  |  | Description | | USART2 Asynchronous Transmit.Also used as re- |
| :--- |
| ceive input in half duplex communication. |
| USART2 Synchronous mode Master Output / Slave |
| Input (MOSI). |

### 5.3.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG280 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.9. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | - | - | - | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.3.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG280 is shown in the following figure.


Figure 5.6. Opamp Pinout

### 5.4 EFM32GG290 (BGA112)

### 5.4.1 Pinout

The EFM32GG290 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.7. EFM32GG290 Pinout (top view, not to scale)

Table 5.10. Device Pinout

| BGA112 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> US0_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA112 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| A6 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A7 | PF5 |  | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| A8 | PF4 |  | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A9 | PE4 |  | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| A10 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| A11 | PC15 | ACMP1_CH7 DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES_CH15 \#0 DBG_SWO \#1 |
| B1 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 |  | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO O \#0 GPIO_EM4WU5 |
| B3 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| B4 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| B6 | PF8 |  | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B7 | PF6 |  | EBI_BLO \#0/1/2 | TIM0_CCO \#2 | U0_TX \#0 |  |
| B8 | PF3 |  | EBI_ALE \#0 | TIMO_CDTIO \#2/5 |  | PRS_CH0 \#1 ETM_TD3 \#1 |
| B9 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| B10 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLKO \#1 LES_CH12 \#0 |
| B11 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_S0IN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| C1 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| C2 | PAO |  | EBI_AD09 \#0/1/2 | TIMO_CC0 \#0/1/4 | LEU0 RX \#4 I2C0_SDA \#0 | PRS_CHO \#O GPIO_EM4WU0 |
| C3 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| C6 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C7 | VSS | Ground. |  |  |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C8 | PF2 |  | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| C9 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| C10 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| C11 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| D1 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 |  | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D4 | VSS | Ground. |  |  |  |  |
| D5 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| D6 | PD9 |  | EBI_CS0 \#0/1/2 |  |  |  |
| D7 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| D8 | PF1 |  |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| D9 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| D10 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| D11 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |
| E1 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| E4 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| E8 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | US1_CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| E9 | PEO |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNTO_SOIN \#1 } \end{gathered}$ | U0_TX \#1 I2C1_SDA \#2 |  |
| E10 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| E11 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| F1 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F2 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F3 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| F4 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| F8 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| F9 | VSS_DREG | Ground for on-chip voltage regulator. |  |  |  |  |
| F10 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| F11 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| G1 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| G2 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| G3 | VSS | Ground. |  |  |  |  |
| G4 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| G8 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| G9 | VSS | Ground. |  |  |  |  |
| G10 | PC6 | ACMPO_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| G11 | PC7 | ACMPO_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES_CH7 \#0 ETM_TD0 \#2 |
| H1 | PC0 | ACMPO_CHO DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | TIMO CC1 \#4 PCNTO_SOIN \#2 | $\begin{gathered} \text { USO_TX\#5 } \\ \text { US1_TX\#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CHO \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| H2 | PC2 | ACMPO CH2 DACO_OUTOALT \#21 OPAMP_OUTOALT | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| H3 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| H4 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| H5 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CC0 \#0 |  |  |
| H6 | VSS | Ground. |  |  |  |  |
| H7 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| H8 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| H9 | PD5 | $\begin{gathered} \text { ADCO_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEUO_RX \#0 | ETM_TD3 \#0/2 |
| H10 | PD6 | ADCO_CH6 DAC0_P1/ OPAMP_P1 |  | TIM1_CC0 \#4 LETIMO OUTO \#0 PCNTO_SOIN \#3 | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEXO \#O ACMPO_O \#2 ETM_TD̄O \#0 |
| H11 | PD7 | ADCO_CH7 <br> DACO_N1 / <br> OPAMP_N1 |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNTO_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2CO_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1 O \#2 ETM_TCLK \#0 |
| J1 | PC1 | ACMPO_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{aligned} & \text { TIMO_CC2 \#4 } \\ & \text { PCNTO_S1IN \#2 } \end{aligned}$ | USO_RX \#5 <br> US1_RX \#0 <br> I2C0_SCL \#4 | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| J2 | PC3 | ACMPO_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | EBI_NANDREn \#0/1/2 | TIMO_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| J3 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J4 | PA12 |  | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| J5 | PA9 |  | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| J6 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| J7 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| J8 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| J9 | PD2 | ADCO_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| J10 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| J11 | PD4 | ADCO_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| K1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| K2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DACO_PO / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | ```TIMO_CDTI2 #4 LE- TIM0_OUT0 #3 PCNT1_SOIN #0``` | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| K3 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| K4 | VSS | Ground. |  |  |  |  |
| K5 | PA11 |  | EBI_HSNC \#0/1/2 |  |  |  |
| K6 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| K7 | AVSS_1 | Analog ground 1. |  |  |  |  |
| K8 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| K9 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| K10 | AVSS_0 | Analog ground 0. |  |  |  |  |
| K11 | PD1 | ADC0_CH1 <br> DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIMO_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO_RX \#4 US1_CS \#0 |  |
| L2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| L3 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| L4 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| L5 | PB11 | DACO OUTO / OPAMP_OUT0 |  | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L6 | PB12 | $\begin{aligned} & \text { DAC0_OUT1 / } \\ & \text { OPAMP_OUT1 } \end{aligned}$ |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| L7 | AVSS_2 | Analog ground 2. |  |  |  |  |
| L8 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| L9 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 <br> LEU0_RX \#1 |  |
| L10 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| L11 | PD0 | ```ADC0_CHO DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |

### 5.4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.11. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0 . |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | / PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PA0 | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7 . |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PAO | PFO |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UART0 Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 |  | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 |  | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| US0_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| US2_TX | PC2 | PB3 |  |  |  |  |  | Description | | USART2 Asynchronous Transmit.Also used as re- |
| :--- |
| ceive input in half duplex communication. |
| USART2 Synchronous mode Master Output / Slave |
| Input (MOSI). |

### 5.4.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG290 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.12. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | - | - | - | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.4.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG290 is shown in the following figure.


Figure 5.8. Opamp Pinout

### 5.5 EFM32GG295 (BGA120)

### 5.5.1 Pinout

The EFM32GG295 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.9. EFM32GG295 Pinout (top view, not to scale)

Table 5.13. Device Pinout

| BGA120 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> US0_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| A6 | PD9 |  | EBI_CSO \#0/1/2 |  |  |  |
| A7 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A8 | PF5 |  | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| A9 | PF4 |  | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A10 | PF2 |  | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| A11 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| A12 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| A13 | PF11 |  |  |  | U1_RX \#1 |  |
| B1 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 |  | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| B4 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| B6 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| B7 | PF8 |  | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B8 | PF6 |  | EBI_BLO \#0/1/2 | TIM0_CC0 \#2 | U0_TX \#0 |  |
| B9 | PF3 |  | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS_CHO \#1 ETM_TD3 \#1 |
| B10 | PF1 |  |  | TIMO_CC1 \#5 LETIM0_OUT1 \#2 | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| B11 | PF12 |  |  |  |  |  |
| B12 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B13 | PF10 |  |  |  | U1_TX \#1 |  |
| C1 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| C2 | PAO |  | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0 RX \#4 I2C0_SDA \#0 | PRS_CHO \#0 GPIO_EM4WU0 |
| C3 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | VSS | Ground. |  |  |  |  |
| C6 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| C7 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C8 | VSS | Ground. |  |  |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C9 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| C10 | PF0 |  |  | TIMO_CCO \#5 LETIMO_OUT0 \#2 | US1_CLK \#2 LEU0 TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| C11 | PE4 |  | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| C12 | PC14 | $\begin{gathered} \text { ACMP1_CH6 } \\ \text { DAC0_OUT1ALT } \\ \text { \#2/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| C13 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \text { \#3/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES_CH15 \#0 DBG_SWO \#1 |
| D1 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 |  | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D11 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| D12 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLKO \#1 <br> LES_CH12 \#0 |
| D13 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| E1 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES ALTEX3 \#0 ETM_TD2 \#3 |
| E11 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| E12 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| E13 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| F1 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| F2 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F3 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F11 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| F12 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| F13 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| G1 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |


| BGA120 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| G2 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| G3 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| G11 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| G12 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| G13 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| H1 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| H2 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| H3 | VSS | Ground. |  |  |  |  |
| H11 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| H12 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| H13 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES_CH7 \#0 <br> ETM_TDO \#2 |
| J1 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| J2 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J3 | VSS | Ground. |  |  |  |  |
| J11 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| J12 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1_TX \#0 I2C0_SDA \#2 | LES_CH6 \#0 ETM_TCLK \#2 |
| J13 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $\mathrm{C}_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| K1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| K2 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| K3 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| K11 | VSS | Ground. |  |  |  |  |
| K12 | VSS | Ground. |  |  |  |  |
| K13 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| L1 | PC2 | $\begin{gathered} \text { ACMPO_CH2 } \\ \text { DACO_OUTOALT } \\ \text { \#2/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| L2 | PC3 | ACMP0_CH3 <br> DACO_OUTOALT \#3/ OPAMP_OUTOALT | EBI_NANDREn $\# 0 / 1 / 2$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L3 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| L4 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| L5 | VSS | Ground. |  |  |  |  |
| L6 | VSS | Ground. |  |  |  |  |
| L7 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| L8 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| L9 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| L10 | PDO | ```ADCO_CHO DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| L11 | PD1 | ADC0_CH1 DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIMO_CCO \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L12 | PD4 | $\begin{aligned} & \text { ADC0_CH4 } \\ & \text { OPAMP_P2 } \end{aligned}$ |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| L13 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DACO_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| M1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO TX \#4 US1_CLK \#0 |  |
| M2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | ```TIMO_CDTI2 #4 LE- TIMO_OUT0 #3 PCNT1_S0IN #0``` | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| M3 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| M4 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| M5 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| M6 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| M7 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| M8 | AVSS_1 | Analog ground 1. |  |  |  |  |
| M9 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| M10 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| M11 | AVSS_0 | Analog ground 0. |  |  |  |  |
| M12 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| M13 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES ALTEXO \#0 ACMPO_O \#2 ETM_TDO \#0 |


| BGA120 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| N1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { USO_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| N2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| N3 | PA9 |  | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| N4 | PA11 |  | EBI_HSNC \#0/1/2 |  |  |  |
| N5 | PA12 |  | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| N6 | PB11 | DACO_OUTO / OPAMP_OUTO |  | TIM1_CC2 \#3 LETIM0_OUT0 \#1 | I2C1_SDA \#1 |  |
| N7 | PB12 | DAC0_OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| N8 | AVSS_2 | Analog ground 2. |  |  |  |  |
| N9 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| N10 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 LEU0_RX \#1 |  |
| N11 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| N12 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| N13 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |

### 5.5.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.14. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT / OPAMP_OUTOALT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DACO_OUT1ALT / OPAMP_OUT1ALT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD09 | PAO | PA0 | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CSO | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0 . |
| TIMO_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USARTO Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.5.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG295 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.15. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.5.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG295 is shown in the following figure.


Figure 5.10. Opamp Pinout

### 5.6 EFM32GG330 (QFN64)

### 5.6.1 Pinout

The EFM32GG330 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.11. EFM32GG330 Pinout (top view, not to scale)

Table 5.16. Device Pinout

| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 0 | VSS | Ground. | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 1 | PA0 |  | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 2 | PA1 |  | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 3 | PA2 |  |  |  |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 4 | PA3 |  | TIMO_CDTIO \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |
| 5 | PA4 |  | TIM0_CDTI1 \#0 |  | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 |  | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 <br> ETM_TD3 \#3 |
| 7 | PA6 |  |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |
| 9 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | LES_CH0 \#0 PRS_CH2 \#0 |
| 10 | PC1 | ACMPO_CH1 DAC0_OUTOALT \#1/ OPAMP_OUTOALT | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\underset{\text { USO_RX \#5 US1_RX \#0 }}{\text { I2C0_SCL \#4 }}$ | LES_CH1 \#0 PRS_CH3 \#0 |
| 11 | PC2 | ACMPO_CH2 <br> DACO_OUTOALT \#2/ OPAMP_OUTOALT | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 12 | PC3 | ACMP0_CH3 DACO OUTOALT \#3/ OPAMP_OUTOALT | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 13 | PC4 | $\begin{gathered} \text { ACMPO_CH4 } \\ \text { DAC0_PO / OPAMP_P0 } \end{gathered}$ | TIMO_CDTI2 \#4 LETIM0 OUT0 \#3 PCNT1_SOIN \#0 | $\underset{\# 0}{\text { US2_CLK \#0 I2C1_SDA }}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_N0 / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK $\# 0$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA8 |  | TIM2_CCO \#0 |  |  |
| 18 | PA9 |  | TIM2_CC1 \#0 |  |  |
| 19 | PA10 |  | TIM2_CC2 \#0 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DACO_OUTO / OPAMP_OUT0 | TIM1_CC2 \#3 LETIMO_OUTO \#1 | I2C1_SDA \#1 |  |
| 22 | PB12 | DAC0_OUT1 / OPAMP_OUT1 | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\underset{\# 1}{\text { USO_CS \#4/5 LEUO_RX }}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0. |  |  |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 28 | PD0 | ADCO_CHO <br> DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIMO_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | $\begin{gathered} \text { ADC0_CH6 DAC0_P1 / } \\ \text { OPAMP_P1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMP0_O \#2 ETM_TD0 \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIMO_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLK0 \#2 LES ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#O I2CO_SDA } \\ \# 2 \end{gathered}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#0 I2C0_SCL } \\ \# 2 \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TDO } \\ \# 2 \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PC8 | ACMP1_CH0 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 42 | PC9 | ACMP1_CH1 | TIM2_CC1 \#2 | USO_CLK \#2 | $\begin{gathered} \text { LES_CH9 \#0 } \\ \text { GPIO_EM4WU2 } \end{gathered}$ |
| 43 | PC10 | ACMP1_CH2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 44 | PC11 | ACMP1_CH3 |  | US0_TX \#2 | LES_CH11 \#0 |
| 45 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |
| 46 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |
| 47 | PF10 |  |  | USB_DM |  |
| 48 | PF11 |  |  | USB_DP |  |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CS \#2 LEU0_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 |  | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 52 | USB_VBUS | USB 5.0 V VBUS |  |  |  |
| 53 | PF12 |  |  | USB_ID |  |
| 54 | PF5 |  | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 55 | IOVDD_5 | Digital IO power supply 5. |  |  |  |
| 56 | PE8 |  | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 57 | PE9 |  | PCNT2_S1IN \#1 |  |  |
| 58 | PE10 |  | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 59 | PE11 |  | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| 60 | PE12 |  | TIM1_CC2 \#1 | US0_RX \#3 US0_CLK \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 LES_ALTEX6 \#0 |
| 61 | PE13 |  |  | $\begin{gathered} \text { USO_TX \#3 USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 62 | PE14 |  | TIM3_CCO \#0 | LEU0_TX \#2 |  |
| 63 | PE15 |  | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 64 | PA15 |  | TIM3_CC2 \#0 |  |  |

### 5.6.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.17. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PCO |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMPO_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DACO_OUT0 /OPAMP output channel number 0 . |
| DACO OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0 OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  |  |
| DACO_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7 . |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  |  | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  |  | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 |  | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 |  | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 |  | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 |  | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 |  | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| USO_CLK | PE12 |  | PC9 |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 |  | PC8 |  | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 |  | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 |  | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 |  |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 |  |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 |  |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 |  |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | $\begin{aligned} & \text { USB_V } \\ & \text { REGI } \end{aligned}$ |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | $\begin{aligned} & \text { USB_V } \\ & \text { REGO } \end{aligned}$ |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator and regulator output |

### 5.6.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG330 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.18. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | - | - | - | - | PA10 | PA9 | PA8 | - | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | PB12 | PB11 | - | - | PB8 | PB7 | - | - | - | - | - | - | - |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | - | - | - | - | - | - | - | - |
| Port F | - | - | - | PF12 | PF11 | PF10 | - | - | - | - | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.6.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG330 is shown in the following figure.


Figure 5.12. Opamp Pinout

### 5.7 EFM32GG332 (TQFP64)

### 5.7.1 Pinout

The EFM32GG332 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.13. EFM32GG332 Pinout (top view, not to scale)

Table 5.19. Device Pinout

| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 1 | PA0 |  | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 2 | PA1 |  | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 |  | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 |  | TIM0_CDTI0 \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 5 | PA4 |  | TIMO_CDTI1 \#0 |  | LES_ALTEX3 \#0 <br> ETM_TD2 \#3 |
| 6 | PA5 |  | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | IOVDD_0 | Digital IO power supply 0. |  |  |  |
| 8 | VSS | Ground. |  |  |  |
| 9 | PC0 | ACMPO_CHO DACO_OUTOALT \#O/ OPAMP_OUTOALT | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{aligned} & \text { USO_TX \#5 US1_TX \#0 } \\ & \text { I2C0_SDA \#4 } \end{aligned}$ | $\begin{gathered} \text { LES_CH0 \#O PRS_CH2 } \\ \# 0 \end{gathered}$ |
| 10 | PC1 | ACMP0_CH1 <br> DACO_OUTOALT \#1/ OPAMP_OUTOALT | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{array}{\|c} \text { US0_RX \#5 US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{array}$ | LES_CH1 \#0 PRS_CH3 \#0 |
| 11 | PC2 | ACMPO_CH2 DACO OUTOALT \#2/ OPAMP_OUTOALT | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 12 | PC3 | ACMPO_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 13 | PC4 | ACMPO_CH4 DAC0_PO / OPAMP_P0 | $\begin{gathered} \text { TIMO_CDTI2 \#4 LE- } \\ \text { TIM0_OUT0 \#3 } \\ \text { PCNT1_SOIN \#0 } \end{gathered}$ | $\underset{\# 0}{\text { US2_CLK \#0 I2C1_SDA }}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_NO / OPAMP_N0 } \end{gathered}$ | LETIM0_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | $\begin{gathered} \text { US0_TX \#4 US1_CLK } \\ \# 0 \end{gathered}$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA8 |  | TIM2_CC0 \#0 |  |  |
| 18 | PA9 |  | TIM2_CC1 \#0 |  |  |
| 19 | PA10 |  | TIM2_CC2 \#0 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DACO_OUTO / OPAMP_OUT0 | TIM1_CC2 \#3 LETIMO_OUTO \#1 | I2C1_SDA \#1 |  |
| 22 | VSS | Ground. |  |  |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\underset{\# 1}{\text { USO_CS \#4/5 LEU0_RX }}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0. |  |  |  |
| 28 | PD0 | ADCO_CHO <br> DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{aligned} & \text { TIM0_CC0 \#3 } \\ & \text { PCNT2_S1IN \#0 } \end{aligned}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | ADC0_CH6 DAC0_P1 / OPAMP_P1 | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMP0_O \#2 ETM TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{gathered} \text { TIM1_CC1 \#4 LE- } \\ \text { TIMO_OUT1 \#0 } \\ \text { PCNTO_S1IN \#3 } \end{gathered}$ | $\underset{\# 1}{\mathrm{US} 1 \_\mathrm{TX} \# 2 \mathrm{I} 2 \mathrm{CO} \text { SCL }}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1 O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#0 I2C0_SDA } \\ \# 2 \end{gathered}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#0 I2C0_SCL } \\ \# 2 \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \# 2 \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PC8 | ACMP1_CH0 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 42 | PC9 | ACMP1_CH1 | TIM2_CC1 \#2 | US0_CLK \#2 | $\begin{gathered} \text { LES_CH9 \#0 } \\ \text { GPIO_EM4WU2 } \end{gathered}$ |
| 43 | PC10 | ACMP1_CH2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 44 | PC11 | ACMP1_CH3 |  | US0_TX \#2 | LES_CH11 \#0 |
| 45 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |
| 46 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |
| 47 | PF10 |  |  | USB_DM |  |
| 48 | PF11 |  |  | USB_DP |  |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CLK \#2 LEU0_TX } \\ & \text { \#3 I2C0_SDA \#5 } \end{aligned}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CS \#2 LEU0_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 |  | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 52 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |
| 53 | PF12 |  |  | USB_ID |  |
| 54 | PF5 |  | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 55 | IOVDD_5 | Digital IO power supply 5. |  |  |  |
| 56 | VSS | Ground. |  |  |  |
| 57 | PE8 |  | PCNT2_S0IN \#1 |  | PRS_CH3 \#1 |
| 58 | PE9 |  | PCNT2_S1IN \#1 |  |  |
| 59 | PE10 |  | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 60 | PE11 |  | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| 61 | PE12 |  | TIM1_CC2 \#1 | USO_RX \#3 USO_CLK \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 62 | PE13 |  |  | $\begin{aligned} & \text { USO_TX \#3 USO_CS \#0 } \\ & \text { I2C0_SCL \#6 } \end{aligned}$ | LES_ALTEX7 \#0 <br> ACMPO_O \#0 <br> GPIO_EM4WU5 |
| 63 | PE14 |  | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 64 | PE15 |  | TIM3_CC1 \#0 | LEU0_RX \#2 |  |

### 5.7.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.20. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMPO_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| CMU_CLKO | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PDO |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 |  |  |  |  | Embedded Trace Module ETM clock. |
| ETM_TD0 | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| I2C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 |  |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 |  | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PFO | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 |  |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  |  | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  |  | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| PCNT1_S0IN | PC4 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 |  |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CCO | PA0 | PAO |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 |  | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 |  | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 |  | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 |  | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| USO_CLK | PE12 |  | PC9 |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 |  | PC8 |  | PB14 | PB14 |  | USART0 chip select input / output. |
| US0_RX | PE11 |  | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 |  | PC11 | PE13 | PB7 | PC0 |  | USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 |  |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 |  |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 |  |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 |  |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | $\begin{aligned} & \text { USB_V } \\ & \text { REGI } \end{aligned}$ |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | $\begin{aligned} & \text { USB_V } \\ & \text { REGO } \end{aligned}$ |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator and regulator output |

### 5.7.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG332 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.21. GPIO Pinout

| Port | Pin <br> 15 | Pin <br> 14 | Pin <br> 13 | Pin <br> 12 | Pin <br> 11 | Pin <br> 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | - | - | - | - | - | PA10 | PA9 | PA8 | - | - | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | - | PB11 | - | - | PB8 | PB7 | - | - | - | - | - | - | - |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | - | - | - | - | - | - | - | - |
| Port F | - | - | - | PF12 | PF11 | PF10 | - | - | - | - | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.7.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG332 is shown in the following figure.


Figure 5.14. Opamp Pinout

### 5.8 EFM32GG380 (LQFP100)

### 5.8.1 Pinout

The EFM32GG380 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.15. EFM32GG380 Pinout (top view, not to scale)

Table 5.22. Device Pinout

| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 1 | PA0 |  | EBI_AD09 \#0/1/2 | TIMO_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA \#0 | PRS_CHO \#0 GPIO_EM4WU0 |
| 2 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| 3 | PA2 |  | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| 4 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |  |
| 9 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| 10 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| 11 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| 12 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| 13 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 14 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| 15 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| 16 | VSS | Ground. |  |  |  |  |
| 17 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| 18 | PC0 | ACMP0_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CHO \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| 19 | PC1 | ACMP0 CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| 20 | PC2 | ```ACMPO_CH2 DACO_OUTOALT #2/ OPAMP_OUTOALT``` | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 21 | PC3 | ACMPO_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | $\begin{gathered} \text { EBI_NANDREn } \\ \# 0 / 1 / 2 \end{gathered}$ | TIMO_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 22 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIM0 OUT0 \#3 PCNT1_SOIN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| 23 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DACO_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| 24 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | $\begin{aligned} & \text { USO_TX \#4 } \\ & \text { US1_CLK \#0 } \end{aligned}$ |  |
| 25 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { USO_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| 26 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| 27 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CC0 \#0 |  |  |
| 28 | PA9 |  | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| 29 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| 30 | PA11 |  | EBI_HSNC \#0/1/2 |  |  |  |
| 31 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| 32 | VSS | Ground. |  |  |  |  |
| 33 | PA12 |  | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| 34 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| 35 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| 36 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| 37 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| 38 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| 39 | PB11 | DACO_OUTO / OPAMP_OUTO |  | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |
| 40 | PB12 | DAC0_OUT1/ OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 41 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| 42 | PB13 | HFXTAL_P |  |  | $\begin{aligned} & \text { USO_CLK \#4/5 } \\ & \text { LEU0_TX \#1 } \end{aligned}$ |  |
| 43 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 LEU0_RX \#1 |  |
| 44 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| 45 | AVDD_0 | Analog power supply 0 . |  |  |  |  |
| 46 | PD0 | $\begin{gathered} \text { ADCO_CHO } \\ \text { DACO_OUTOALT } \\ \text { \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 47 | PD1 | ADC0_CH1 <br> DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 48 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 49 | PD3 | $\begin{aligned} & \text { ADCO_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 50 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 51 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 52 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNTO_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | ```LES_ALTEXO #0 ACMPO_O #2 ETM_TDO #0``` |
| 53 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIM0_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 54 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| 55 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1_TX \#0 I2C0_SDA \#2 | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 56 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES_CH7 \#0 <br> ETM_TDO \#2 |
| 57 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| 58 | VSS | Ground. |  |  |  |  |
| 59 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| 60 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| 61 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| 62 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| 63 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| 64 | PE4 |  | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| 65 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| 66 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| 67 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| 68 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | USO_CS \#2 | LES_CH8 \#0 |
| 69 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |
| 70 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 71 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 72 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| 73 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| 74 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| 75 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| 76 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMŌ_OUTO \#2 } \end{aligned}$ | US1_CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| 77 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | US1_CS \#2 LEU0_RX \#3 I2C0_SCL \#5 | DBG_SWDIO \#0/1/2/3 <br> GPIO_EM4WU3 |
| 78 | PF2 |  | EBI_ARDY \#0/1/2 | TIMO_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG SWO \#0 GPIO_EM4WU4 |
| 79 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| 80 | PF12 |  |  |  | USB_ID |  |
| 81 | PF5 |  | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 82 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| 83 | VSS | Ground. |  |  |  |  |
| 84 | PF6 |  | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| 85 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| 86 | PF8 |  | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| 87 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| 88 | PD9 |  | EBI_CS0 \#0/1/2 |  |  |  |
| 89 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| 90 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| 91 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| 92 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 93 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| 94 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 95 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| 96 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | $\begin{gathered} \text { USO_RX \#3 } \\ \text { USO_CLK \#0 } \\ \text { I2C0_SDA \#6 } \end{gathered}$ | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 97 | PE13 |  | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 98 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 99 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 100 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |

### 5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.23. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP_OUTOA LT | PCO | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PAO | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE |  | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn |  | PF8 |  |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PCO |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 | PB2 | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| U0_RX | PF7 | PE1 | PA4 |  |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 |  |  |  |  | UART0 Transmit output. Also used as receive input in half duplex communication. |
| U1_RX |  | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX |  | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 |  | PB14 | PB14 |  | USARTO chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| USB_VREGI | USB_V <br> REGI |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | USB_V <br> REGO |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator <br> and regulator output |

### 5.8.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG380 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.24. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | Pin | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.8.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG380 is shown in the following figure.


Figure 5.16. Opamp Pinout

### 5.9 EFM32GG390 (BGA112)

### 5.9.1 Pinout

The EFM32GG390 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.17. EFM32GG390 Pinout (top view, not to scale)

Table 5.25. Device Pinout

| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | $\begin{gathered} \text { USO_RX \#3 } \\ \text { USO_CLK \#0 } \\ \text { I2C0_SDA \#6 } \end{gathered}$ | CMU_CLK1 \#2 LES_ALTEX6 \#0 |
| A4 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| A6 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A7 | PF5 |  | EBI_REn \#0/2 | TIMO_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| A8 | PF12 |  |  |  | USB_ID |  |
| A9 | PE4 |  | EBI_A11 \#0/1/2 |  | USO_CS \#1 |  |
| A10 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| A11 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| B1 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 |  | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| B4 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| B6 | PF8 |  | EBI_WEn \#1 | TIMO_CC2 \#2 |  | ETM_TCLK \#1 |
| B7 | PF6 |  | EBI_BL0 \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| B8 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B9 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| B10 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| B11 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| C1 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| C2 | PA0 |  | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA \#0 | PRS CHO \#0 GPIO_EM4WU0 |
| C3 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | USO_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| C6 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C7 | VSS | Ground. |  |  |  |  |
| C8 | PF2 |  | EBI_ARDY \#0/1/2 | TIMO_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG SWO \#0 GPIO_EM4WU4 |
| C9 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| C10 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| C11 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | USO_TX \#2 | LES_CH11 \#0 |
| D1 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| D2 | PA2 |  | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TD0 \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D4 | VSS | Ground. |  |  |  |  |
| D5 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| D6 | PD9 |  | EBI_CSO \#0/1/2 |  |  |  |
| D7 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| D8 | PF1 |  |  | TIMO_CC1 \#5 LETIMO_OUT1 \#2 | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | $\begin{gathered} \text { DBG_SWDIO } \\ \# 0 / 1 / 2 / 3 \\ \text { GPIO_EM4WU3 } \end{gathered}$ |
| D9 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| D10 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CCO \#2 | US0_CS \#2 | LES_CH8 \#0 |
| D11 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |
| E1 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| E4 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| E8 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | US1 CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| E9 | PE0 |  | EBI_A07 \#0/1/2 | TIM3_CC0 \#1 PCNTO_SOIN \#1 | U0_TX \#1 I2C1_SDA \#2 |  |
| E10 | PE1 |  | EBI_A08 \#0/1/2 | TIM3 CC1 \#1 PCNT0_S1IN \#1 | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| E11 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| F1 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F2 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F3 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| F4 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| F8 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| F9 | VSS_DREG | Ground for on-chip voltage regulator. |  |  |  |  |
| F10 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| F11 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| G1 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| G2 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| G3 | VSS | Ground. |  |  |  |  |
| G4 | IOVDD_0 | Digital IO power supply |  |  |  |  |
| G8 | IOVDD_4 | Digital IO power supp |  |  |  |  |
| G9 | VSS | Ground. |  |  |  |  |
| G10 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| G11 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES CH7 \#0 ETM_TD0 \#2 |
| H1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| H2 | PC2 | ACMP0_CH2 DACO_OUTOALT \#2/ OPAMP_OUTOALT | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| H3 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| H4 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| H5 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| H6 | VSS | Ground. |  |  |  |  |
| H7 | IOVDD_3 | Digital IO power supp |  |  |  |  |
| H8 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| H9 | PD5 | ADC0 CH5 OPAMP_OUT2 \#0 |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| H10 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CCO \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0_O \#2 ETM_TDO \#0 |
| H11 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| J1 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| J2 | PC3 | ACMPO_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | EBI_NANDREn \#0/1/2 | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| J3 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J4 | PA12 |  | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| J5 | PA9 |  | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| J6 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| J7 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| J8 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| J9 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| J10 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| J11 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| K1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| K2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | ```TIMO_CDTI2 #4 LE- TIMO_OUTO #3 PCNT1_S0IN #0``` | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| K3 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| K4 | VSS | Ground. |  |  |  |  |
| K5 | PA11 |  | EBI_HSNC \#0/1/2 |  |  |  |
| K6 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| K7 | AVSS_1 | Analog ground 1. |  |  |  |  |
| K8 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| K9 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| K10 | AVSS_0 | Analog ground 0 . |  |  |  |  |
| K11 | PD1 | ADC0_CH1 <br> DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIM0_CC0 \#3 } \\ & \text { PCNT2_S1IN \#0 } \end{aligned}$ | US1_RX \#1 | DBG_SWO \#2 |
| L1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO RX \#4 US1_CS \#0 |  |
| L2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{aligned} & \text { US2_CS \#0 } \\ & \text { I2C1_SCL \#0 } \end{aligned}$ | LES_CH5 \#0 |
| L3 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| L4 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| L5 | PB11 | DACO_OUTO / OPAMP_OUT0 |  | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| L6 | PB12 | DAC0_OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| L7 | AVSS_2 | Analog ground 2. |  |  |  |  |
| L8 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| L9 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 LEU0_RX \#1 |  |
| L10 | AVDD_0 | Analog power supply 0. |  |  |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L11 | PD0 | $\begin{gathered} \text { ADCO_CH0 } \\ \text { DACO_OUTOALT } \\ \text { \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |

### 5.9.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.26. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PAO | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE |  | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn |  | PF8 |  |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7 . |
| LES_CH0 | PCO |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN |  | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 | PB2 | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| U0_RX | PF7 | PE1 | PA4 |  |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 |  |  |  |  | UART0 Transmit output. Also used as receive input in half duplex communication. |
| U1_RX |  | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX |  | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 |  | PB14 | PB14 |  | USARTO chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| USB_VREGI | USB_V <br> REGI |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | USB_V <br> REGO |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator <br> and regulator output |

### 5.9.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG390 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.27. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | Pin | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.9.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG390 is shown in the following figure.


Figure 5.18. Opamp Pinout

### 5.10 EFM32GG395 (BGA120)

### 5.10.1 Pinout

The EFM32GG395 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.19. EFM32GG395 Pinout (top view, not to scale)

Table 5.28. Device Pinout

| BGA120 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 |  | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 |  | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 |  | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> US0_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 |  | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD11 |  | EBI_CS2 \#0/1/2 |  |  |  |
| A6 | PD9 |  | EBI_CSO \#0/1/2 |  |  |  |
| A7 | PF7 |  | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A8 | PF5 |  | EBI_REn \#0/2 | TIMO_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| A9 | PF4 |  | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A10 | PF2 |  | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1 O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| A11 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| A12 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| A13 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| B1 | PA15 |  | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 |  | EBI_AD05 \#0/1/2 |  | $\begin{aligned} & \text { USO_TX \#3 } \\ & \text { USO_CS \#0 } \\ & \text { I2C0_SCL \#6 } \end{aligned}$ | LES ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 |  | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| B4 | PE8 |  | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD12 |  | EBI_CS3 \#0/1/2 |  |  |  |
| B6 | PD10 |  | EBI_CS1 \#0/1/2 |  |  |  |
| B7 | PF8 |  | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B8 | PF6 |  | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| B9 | PF3 |  | EBI_ALE \#0 | TIMO_CDTIO \#2/5 |  | PRS_CH0 \#1 ETM_TD3 \#1 |
| B10 | PF1 |  |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| B11 | PF12 |  |  |  | USB_ID |  |
| B12 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B13 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| C1 | PA1 |  | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU CLK1 \#0 PRS_CH1 \#0 |
| C2 | PAO |  | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0 RX \#4 I2C0_SDA \#0 | PRS_CHO \#0 GPIO_EM4WU0 |
| C3 | PE10 |  | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | USO_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | VSS | Ground. |  |  |  |  |
| C6 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| C7 | PF9 |  | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C8 | VSS | Ground. |  |  |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C9 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| C10 | PF0 |  |  | TIMO_CCO \#5 LETIMO_OUT0 \#2 | US1_CLK \#2 LEU0 TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| C11 | PE4 |  | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| C12 | PC14 | $\begin{gathered} \text { ACMP1_CH6 } \\ \text { DAC0_OUT1ALT } \\ \text { \#2/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| C13 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \text { \#3/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES_CH15 \#0 DBG_SWO \#1 |
| D1 | PA3 |  | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 |  | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D11 | PE5 |  | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| D12 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLKO \#1 <br> LES_CH12 \#0 |
| D13 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| E1 | PA6 |  | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 |  | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 |  | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES ALTEX3 \#0 ETM_TD2 \#3 |
| E11 | PE6 |  | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| E12 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| E13 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| F1 | PB0 |  | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| F2 | PB1 |  | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F3 | PB2 |  | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F11 | PE7 |  | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| F12 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| F13 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| G1 | PB3 |  | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |


| BGA120 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| G2 | PB4 |  | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| G3 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| G11 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| G12 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| G13 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| H1 | PB5 |  | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| H2 | PB6 |  | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| H3 | VSS | Ground. |  |  |  |  |
| H11 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| H12 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| H13 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES_CH7 \#0 <br> ETM_TDO \#2 |
| J1 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| J2 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J3 | VSS | Ground. |  |  |  |  |
| J11 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| J12 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1_TX \#0 I2C0_SDA \#2 | LES_CH6 \#0 ETM_TCLK \#2 |
| J13 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $\mathrm{C}_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| K1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| K2 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| K3 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| K11 | VSS | Ground. |  |  |  |  |
| K12 | VSS | Ground. |  |  |  |  |
| K13 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| L1 | PC2 | $\begin{gathered} \text { ACMPO_CH2 } \\ \text { DACO_OUTOALT } \\ \text { \#2/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| L2 | PC3 | ACMP0_CH3 <br> DACO_OUTOALT \#3/ OPAMP_OUTOALT | EBI_NANDREn $\# 0 / 1 / 2$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L3 | PA7 |  | EBI_CSTFT \#0/1/2 |  |  |  |
| L4 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| L5 | VSS | Ground. |  |  |  |  |
| L6 | VSS | Ground. |  |  |  |  |
| L7 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| L8 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| L9 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| L10 | PDO | ```ADCO_CHO DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| L11 | PD1 | ADC0_CH1 DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIMO_CCO \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L12 | PD4 | $\begin{aligned} & \text { ADC0_CH4 } \\ & \text { OPAMP_P2 } \end{aligned}$ |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| L13 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DACO_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| M1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO TX \#4 US1_CLK \#0 |  |
| M2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | ```TIMO_CDTI2 #4 LE- TIMO_OUT0 #3 PCNT1_S0IN #0``` | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| M3 | PA8 |  | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| M4 | PA10 |  | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| M5 | PA13 |  | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| M6 | PA14 |  | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| M7 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| M8 | AVSS_1 | Analog ground 1. |  |  |  |  |
| M9 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| M10 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| M11 | AVSS_0 | Analog ground 0. |  |  |  |  |
| M12 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| M13 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES ALTEXO \#0 ACMPO_O \#2 ETM_TDO \#0 |


| BGA120 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  | Communication |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | Other

### 5.10.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.29. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT / OPAMP_OUTOALT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DAC0_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DACO_OUT1ALT / OPAMP_OUT1ALT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD09 | PAO | PA0 | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CSO | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0 . |
| TIMO_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USARTO clock input / output. |
| US0_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USARTO Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | USB_ <br> VBUS |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | USB_ <br> VREGI |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |

### 5.10.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG395 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.30. GPIO Pinout

| Port | Pin <br> 15 | Pin <br> 14 | Pin <br> 13 | Pin <br> 12 | Pin <br> 11 | Pin <br> 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.10.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG395 is shown in the following figure.


Figure 5.20. Opamp Pinout

### 5.11 EFM32GG840 (QFN64)

### 5.11.1 Pinout

The EFM32GG840 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.21. EFM32GG840 Pinout (top view, not to scale)

Table 5.31. Device Pinout

| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :--- | :--- | :--- | :--- |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 0 | VSS | Ground. | LCD_SEG13 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 |
| 1 | PA0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |  |  |  |
| 2 | PA1 | LCD_SEG14 | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 4 | PA3 | LCD_SEG16 | TIMO_CDTIO \#0 |  | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 | LCD_SEG17 | TIM0_CDTI1 \#0 |  | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 | LCD_SEG19 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0. |  |  |  |
| 9 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| 10 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 11 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ |  | US2_CLK \#1 |  |
| 12 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COMM } \end{aligned}$ |  | US2_CS \#1 |  |
| 13 | PC4 | ACMPO_CH4 DAC0_PO / OPAMP_P0 | TIMO_CDTI2 \#4 LETIMO_OUTO \#3 PCNT1_SOIN \#0 | $\underset{\# 0}{\text { US2_CLK \#0 I2C1_SDA }}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_NO / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | $\begin{gathered} \text { US0_TX \#4 US1_CLK } \\ \# 0 \end{gathered}$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA12 | LCD_BCAP_P | TIM2_CC0 \#1 |  |  |
| 18 | PA13 | LCD_BCAP_N | TIM2_CC1 \#1 |  |  |
| 19 | PA14 | LCD_BEXT | TIM2_CC2 \#1 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DACO_OUTO / OPAMP_OUT0 | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| 22 | PB12 | DAC0_OUT1 / OPAMP_OUT1 | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\underset{\# 1}{\text { USO_CS \#4/5 LEUO_RX }}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0. |  |  |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 28 | PD0 | ADCO_CH0 <br> DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{aligned} & \text { TIMO_CC0 \#3 } \\ & \text { PCNT2_S1IN \#0 } \end{aligned}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIMO_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | ADC0_CH6 DAC0_P1 / OPAMP_P1 | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMP0_O \#2 ETM_TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNT0_S1IN \#3 | $\underset{\# 1}{\text { US1_TX \#2 I2CO_SCL }}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1 O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | LEU1_TX \#0 I2C0_SDA | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\underset{\# 2}{\text { LEU1_RX \#0 I2C0_SCL }}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \text { \#2 } \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PE4 | LCD_COMO |  | US0_CS \#1 |  |
| 42 | PE5 | LCD_COM1 |  | US0_CLK \#1 |  |
| 43 | PE6 | LCD_COM2 |  | US0_RX \#1 |  |
| 44 | PE7 | LCD_COM3 |  | US0_TX \#1 |  |
| 45 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | CMU_CLK0 \#1 LES_CH12 \#0 |
| 46 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_S0IN \#0 } \end{gathered}$ |  | LES_CH13 \#0 |
| 47 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | US0_CS \#3 | LES_CH14 \#0 |
| 48 | PC15 | ACMP1_CH7 <br> DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | US0_CLK \#3 | LES_CH15 \#0 DBG_SWO \#1 |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CC0 \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |


| QFN64 Pin\# and Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers |  | Communication |

### 5.11.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.32. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PDO |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DACO_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT |  |  |  |  | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TDO | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PA0 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  |  | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PA0 | PD6 | PC6 |  |  | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 |  |  |  |  |  | I2C1 Serial Clock Line input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | C | Description |
| LCD_SEG13 | PA0 |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7 . |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 |  |  | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 |  |  | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 |  | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 |  | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIMO_CC1 | PA1 | PA1 |  | PD2 |  | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 |  | PD3 |  | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 |  | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 |  | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 |  | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 |  | PA12 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 |  | PA13 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 |  | PA14 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| USO_CLK | PE12 | PE5 |  | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 |  | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| US0_RX | PE11 | PE6 |  | PE12 | PB8 |  |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| US0_TX | PE10 | PE7 |  | PE13 | PB7 |  |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX |  | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX |  | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX |  | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX |  | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.11.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG840 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.33. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | - | - | - | - | - | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | - | PB14 | PB13 | PB12 | PB11 | - | - | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | - | - | - |
| Port C | PC15 | PC14 | PC13 | PC12 | - | - | - | - | PC7 | PC6 | PC5 | PC4 | - | - | - | - |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | - | - | - | - |
| Port F | - | - | - | - | - | - | - | - | - | - | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.11.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG840 is shown in the following figure.


Figure 5.22. Opamp Pinout

### 5.12 EFM32GG842 (TQFP64)

### 5.12.1 Pinout

The EFM32GG842 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.23. EFM32GG842 Pinout (top view, not to scale)

Table 5.34. Device Pinout

| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 1 | PA0 | LCD_SEG13 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 2 | PA1 | LCD_SEG14 | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 | LCD_SEG16 | TIM0_CDTI0 \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 5 | PA4 | LCD_SEG17 | TIMO_CDTI1 \#0 |  | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | IOVDD_0 | Digital IO power supply 0. |  |  |  |
| 8 | VSS | Ground. |  |  |  |
| 9 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COMM } \end{aligned}$ | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| 10 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 11 | PB5 | LCD_SEG22/ <br> LCD_COM6 |  | US2_CLK \#1 |  |
| 12 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ |  | US2_CS \#1 |  |
| 13 | PC4 | $\begin{gathered} \text { ACMPO_CH4 } \\ \text { DAC0_PO / OPAMP_P0 } \end{gathered}$ | TIMO_CDTI2 \#4 LETIMO_OUT0 \#3 PCNT1_SOIN \#0 | $\begin{gathered} \text { US2_CLK \#0 I2C1_SDA } \\ \# 0 \end{gathered}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_N0 / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#O I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA12 | LCD_BCAP_P | TIM2_CC0 \#1 |  |  |
| 18 | PA13 | LCD_BCAP_N | TIM2_CC1 \#1 |  |  |
| 19 | PA14 | LCD_BEXT | TIM2_CC2 \#1 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DAC0_OUTO / OPAMP_OUT0 | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| 22 | VSS | Ground. |  |  |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | USO_CS \#4/5 LEUO_RX |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0 . |  |  |  |
| 28 | PD0 | ADCO_CH0 <br> DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALLT } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | $\begin{gathered} \text { ADC0_CH6 DAC0_P1 / } \\ \text { OPAMP_P1 } \end{gathered}$ | TIM1_CC0 \#4 LETIMO_OUTO \#0 PCNTO_SOIN \#3 | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMP0_O \#2 ETM TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIMO_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#0 I2C0_SDA } \\ \text { \#2 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#O I2C0_SCL } \\ \text { \#2 } \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \# 2 \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PE4 | LCD_COM0 |  | US0_CS \#1 |  |
| 42 | PE5 | LCD_COM1 |  | US0_CLK \#1 |  |
| 43 | PE6 | LCD_COM2 |  | US0_RX \#1 |  |
| 44 | PE7 | LCD_COM3 |  | US0_TX \#1 |  |
| 45 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | CMU_CLKO \#1 <br> LES_CH12 \#0 |
| 46 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ |  | LES_CH13 \#0 |
| 47 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | US0_CS \#3 | LES_CH14 \#0 |
| 48 | PC15 | ACMP1_CH7 <br> DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT | $\begin{gathered} \text { TIMO_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | USO_CLK \#3 | $\begin{aligned} & \text { LES_CH15 \#0 } \\ & \text { DBG_SWO \#1 } \end{aligned}$ |
| 49 | PF0 |  | TIMO_CCO \#5 LETIMO_OUT0 \#2 | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | TIM0_CC1 \#5 LETIMO_OUT1 \#2 | $\begin{gathered} \text { US1_CS \#2 LEU0_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 | LCD_SEG0 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |


| QFP6 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 52 | PF3 | LCD_SEG1 | TIM0_CDTI0 \#2/5 |  | PRS_CH0 \#1 ETM_TD3 <br> \#1 |
| 53 | PF4 | LCD_SEG2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1\#1 |
| 54 | PF5 | LCD_SEG3 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| 55 | IOVDD_5 | Digital IO power supply 5. |  |  |  |
| 56 | VSS | Ground. |  |  | PRS_CH3 \#1 |
| 57 | PE8 | LCD_SEG4 | PCNT2_SOIN \#1 |  | US0_TX \#0 |

### 5.12.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.35. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DACO_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT |  |  |  |  | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 |  |  |  |  | Embedded Trace Module ETM clock |
| ETM_TDO | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  |  | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PA0 | PD6 | PC6 |  |  | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 |  |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| 12C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If $A V D D$ is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 |  | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 |  |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 |  |  | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 |  |  | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 |  | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 |  | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 |  | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 |  | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 |  | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 | PC14 | PF4 | PC14 |  | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 |  | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 |  | PA12 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 |  | PA13 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 |  | PA14 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| USO_CLK | PE12 | PE5 |  | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| US0_CS | PE13 | PE4 |  | PC14 | PB14 | PB14 |  | USARTO chip select input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US0_RX | PE11 | PE6 |  | PE12 | PB8 |  |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 |  | PE13 | PB7 |  |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX |  | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX |  | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX |  | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX |  | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.12.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG842 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.36. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | - | PA14 | PA13 | PA12 | - | - | - | - | - | - | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | - | PB14 | PB13 | - | PB11 | - | - | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | - | - | - |
| Port C | PC15 | PC14 | PC13 | PC12 | - | - | - | - | PC7 | PC6 | PC5 | PC4 | - | - | - | - |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | - | - | - | - |
| Port F | - | - | - | - | - | - | - | - | - | - | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.12.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG842 is shown in the following figure.


Figure 5.24. Opamp Pinout

### 5.13 EFM32GG880 (LQFP100)

### 5.13.1 Pinout

The EFM32GG880 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.25. EFM32GG880 Pinout (top view, not to scale)

Table 5.37. Device Pinout

| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 1 | PA0 | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIMO_CC0 \#0/1/4 | LEUO_RX \#4 I2C0_SDA \#0 | $\begin{gathered} \text { PRS_CHO \#0 } \\ \text { GPIO_EM4WU0 } \end{gathered}$ |
| 2 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| 4 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |  |
| 9 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| 10 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| 11 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| 12 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| 13 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 14 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| 15 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COMM } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| 16 | VSS | Ground. |  |  |  |  |
| 17 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| 18 | PC0 | ```ACMP0_CH0 DACO_OUTOALT #0/ OPAMP_OUTOALT``` | EBI_A23 \#0/1/2 | TIMO_CC1 \#4 PCNTO_SOIN \#2 | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| 19 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| 20 | PC2 | ```ACMPO_CH2 DACO_OUTOALT #2/ OPAMP_OUTOALT``` | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 21 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DAC0_OUTOALT } \\ \# 3 / \\ \text { OPAMP_OUTOALT } \end{gathered}$ | $\underset{\# 0 / 1 / 2}{\text { EBI_NANDREn }}$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 22 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DACO_PO / } \\ & \text { OPAMP_P0 } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIMO_OUT0 \#3 PCNT1_S0IN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| 23 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DACO_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn \#0/1/2 | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| 24 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| 25 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO_RX \#4 US1_CS \#0 |  |
| 26 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| 27 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| 28 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| 29 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| 30 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| 31 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| 32 | VSS | Ground. |  |  |  |  |
| 33 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| 34 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| 35 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| 36 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| 37 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| 38 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| 39 | PB11 | DACO_OUTO / OPAMP_OUTO |  | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| 40 | PB12 | DAC0 OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 41 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| 42 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| 43 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 <br> LEU0_RX \#1 |  |
| 44 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| 45 | AVDD_0 | Analog power supply 0. |  |  |  |  |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 46 | PD0 | ```ADC0_CH0 DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 47 | PD1 | ADC0_CH1 <br> DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 48 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| 49 | PD3 | ADC0_CH3 OPAMP_N2 |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 50 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 51 | PD5 | $\begin{gathered} \text { ADCO_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 52 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0_O \#2 ETM_TDO \#0 |
| 53 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DACO_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES ALTEX1 \#0 ACMP1 O \#2 ETM_TCLK \#0 |
| 54 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| 55 | PC6 | ACMPO_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| 56 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES_CH7 \#0 <br> ETM_TD0 \#2 |
| 57 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| 58 | VSS | Ground. |  |  |  |  |
| 59 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| 60 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| 61 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| 62 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| 63 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| 64 | PE4 | LCD_COMO | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| 65 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| 66 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| 67 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| 68 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | USO_CS \#2 | LES_CH8 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 69 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |
| 70 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 71 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| 72 | PC12 | ```ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT``` |  |  | U1_TX \#0 | CMU_CLKO \#1 LES_CH12 \#0 |
| 73 | PC13 | $\begin{gathered} \text { ACMP1_CH5 } \\ \text { DAC0_OUT1ALT } \\ \text { \#1/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| 74 | PC14 | $\begin{gathered} \text { ACMP1_CH6 } \\ \text { DAC0_OUT1ALT } \\ \text { \#2/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 UO_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| 75 | PC15 | ```ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT``` |  | $\begin{gathered} \text { TIMO_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | $\begin{aligned} & \text { LES_CH15 \#0 } \\ & \text { DBG_SWO \#1 } \end{aligned}$ |
| 76 | PFO |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | US1_CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| 77 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | US1_CS \#2 LEU0_RX \#3 I2C0_SCL \#5 | DBG_SWDIO \#0/1/2/3 <br> GPIO_EM4WU3 |
| 78 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 79 | PF3 | LCD_SEG1 | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS_CH0 \#1 <br> ETM_TD3 \#1 |
| 80 | PF4 | LCD_SEG2 | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| 81 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| 82 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| 83 | VSS | Ground. |  |  |  |  |
| 84 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| 85 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| 86 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| 87 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| 88 | PD9 | LCD_SEG28 | EBI_CSO \#0/1/2 |  |  |  |
| 89 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| 90 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| 91 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| 92 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_S0IN \#1 |  | PRS_CH3 \#1 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 93 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| 94 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 95 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | $\begin{gathered} \text { LES_ALTEX5 \#0 } \\ \text { BOOT_RX } \end{gathered}$ |
| 96 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | USO_RX \#3 USO CLK \#0 12C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 97 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 98 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 99 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 100 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |

### 5.13.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.38. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP_OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PA0 | PAO | PA0 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGEN0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PCO |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNTO input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input/ output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UART0 Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 |  | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 |  | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USARTO chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| US0_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.13.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG880 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.39. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | - | - | - | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.13.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG880 is shown in the following figure.


Figure 5.26. Opamp Pinout
5.14 EFM32GG890 (BGA112)

### 5.14.1 Pinout

The EFM32GG890 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.27. EFM32GG890 Pinout (top view, not to scale)

Table 5.40. Device Pinout

| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | USO_RX \#3 USO_CLK \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 LES_ALTEX6 \#0 |
| A4 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| A5 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| A6 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A7 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| A8 | PF4 | LCD_SEG2 | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A9 | PE4 | LCD_COM0 | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| A10 | PC14 | $\begin{gathered} \text { ACMP1_CH6 } \\ \text { DAC0_OUT1ALT } \\ \text { \#2/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | TIMO CDTI1 \#1/3 <br> TIM1 CC1 \#0 <br> PCNT0_S1IN \#0 | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| A11 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \# 3 / \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES_CH15 \#0 DBG_SWO \#1 |
| B1 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| B4 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_S0IN \#1 |  | PRS_CH3 \#1 |
| B5 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| B6 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B7 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| B8 | PF3 | LCD_SEG1 | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS CHO \#1 ETM_TD3 \#1 |
| B9 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| B10 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLKO \#1 LES_CH12 \#0 |
| B11 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIMO_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C1 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| C2 | PAO | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | $\begin{aligned} & \text { LEUO_RX \#4 } \\ & \text { I2C0_SDA \#0 } \end{aligned}$ | PRS_CHO \#0 GPIO_EM4WU0 |
| C3 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| C6 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C7 | VSS | Ground. |  |  |  |  |
| C8 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| C9 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| C10 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| C11 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | USO_TX \#2 | LES_CH11 \#0 |
| D1 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D4 | VSS | Ground. |  |  |  |  |
| D5 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| D6 | PD9 | LCD_SEG28 | EBI_CSO \#0/1/2 |  |  |  |
| D7 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| D8 | PF1 |  |  | TIMO_CC1 \#5 LETIMO_OUT1 \#2 | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| D9 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| D10 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| D11 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| E1 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES ALTEX3 \#0 ETM_TD2 \#3 |
| E4 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| E8 | PF0 |  |  | TIMO_CCO \#5 LETIMO_OUT0 \#2 | US1_CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| E9 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| E10 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{gathered} \text { TIM3_CC1 \#1 } \\ \text { PCNT0_S1IN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| E11 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| F1 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F2 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F3 | PB3 | LCD_SEG20/ <br> LCD_COM4 | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| F4 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| F8 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| F9 | VSS_DREG | Ground for on-chip voltage regulator. |  |  |  |  |
| F10 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| F11 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| G1 | PB5 | $\begin{gathered} \text { LCD_SEG22/ } \\ \text { LCD_COM6 } \end{gathered}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| G2 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| G3 | VSS | Ground. |  |  |  |  |
| G4 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| G8 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| G9 | VSS | Ground. |  |  |  |  |
| G10 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1 TX \#0 I2C0_SDA \#2 | LES_CH6 \#0 ETM_TCLK \#2 |
| G11 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES_CH7 \#0 <br> ETM_TD0 \#2 |
| H1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{aligned} & \text { TIMO_CC1 \#4 } \\ & \text { PCNT0_SOIN \#2 } \end{aligned}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| H2 | PC2 | ACMP0_CH2 DACO_OUTOALT \#2/ OPAMP_OUTOALT | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| H3 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| H4 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| H5 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| H6 | VSS | Ground. |  |  |  |  |
| H7 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| H8 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| H9 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| H10 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | TIM1_CC0 \#4 LETIMO_OUTO \#0 PCNTO_SOIN \#3 | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0_O \#2 ETM_TD0 \#0 |
| H11 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| J1 | PC1 | ACMPO_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | LES_CH1 \#0 PRS_CH3 \#0 |
| J2 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DACO_OUTOALT } \\ \text { \#3/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_NANDREn \#0/1/2 | TIMO_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| J3 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J4 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| J5 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| J6 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| J7 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| J8 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| J9 | PD2 | ADCO_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| J10 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| J11 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| K1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 <br> US1_CLK \#0 |  |
| K2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIMO OUT0 \#3 PCNT1_SOIN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| K3 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| K4 | VSS | Ground. |  |  |  |  |
| K5 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| K6 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| K7 | AVSS_1 | Analog ground 1. |  |  |  |  |
| K8 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| K9 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| K10 | AVSS_0 | Analog ground 0 . |  |  |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| K11 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT } \\ \text { \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO_RX \#4 <br> US1_CS \#0 |  |
| L2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DACO_N0 / } \\ & \text { OPAMP_NO } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| L3 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| L4 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| L5 | PB11 | DACO_OUTO / OPAMP_OUT0 |  | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| L6 | PB12 | DAC0_OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| L7 | AVSS_2 | Analog ground 2. |  |  |  |  |
| L8 | PB13 | HFXTAL_P |  |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| L9 | PB14 | HFXTAL_N |  |  | US0_CS \#4/5 LEU0_RX \#1 |  |
| L10 | AVDD_0 | Analog power supply 0 . |  |  |  |  |
| L11 | PD0 | $\begin{gathered} \text { ADCO_CH0 } \\ \text { DAC0_OUTOALT } \\ \text { \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |

### 5.14.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.41. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PCO |  |  |  |  |  |  | Analog comparator ACMPO, channel 0. |
| ACMPO_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMPO_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0 . |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT | / PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PA0 | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TDO | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COMO | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGEN0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments $28,29,30$ and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments $28,29,30$ and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments $32,33,34$ and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments $32,33,34$ and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39. Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIMO_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNTO_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_SOIN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 | PF6 | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input/ output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 |  | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 |  | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USARTO chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| US0_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |  |
| US1_RX | PC1 | PD1 | PD6 |  |  |  | Description |  |  |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave <br> Output (MISO). |  |
| US2_CLK | PC4 | PB5 |  |  |  |  | USART1 Asynchronous Transmit.Also used as re- <br> ceive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave <br> Input (MOSI). |  |  |
| US2_CS | PC5 | PB6 |  |  |  |  |  |  |  |
| USART2 clock input / output. |  |  |  |  |  |  |  |  |  |

### 5.14.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG890 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.42. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | - | - | - | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.14.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG890 is shown in the following figure.


Figure 5.28. Opamp Pinout

### 5.15 EFM32GG895 (BGA120)

### 5.15.1 Pinout

The EFM32GG895 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.29. EFM32GG895 Pinout (top view, not to scale)

Table 5.43. Device Pinout

| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | $\begin{aligned} & \text { USO_RX \#3 } \\ & \text { USO_CLK \#0 } \\ & \text { I2C0_SDA \#6 } \end{aligned}$ | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| A5 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| A6 | PD9 | LCD_SEG28 | EBI_CSO \#0/1/2 |  |  |  |
| A7 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A8 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 |  | PRS_CH2 \#1 |
| A9 | PF4 | LCD_SEG2 | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A10 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| A11 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| A12 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| A13 | PF11 |  |  |  | U1_RX \#1 |  |
| B1 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| B4 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| B6 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| B7 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B8 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIM0_CCO \#2 | U0_TX \#0 |  |
| B9 | PF3 | LCD_SEG1 | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS CHO \#1 ETM_TD3 \#1 |
| B10 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | US1_CS \#2 <br> LEU0_RX \#3 I2C0_SCL \#5 | $\begin{gathered} \text { DBG_SWDIO } \\ \# 0 / 1 / 2 / 3 \\ \text { GPIO_EM4WU3 } \end{gathered}$ |
| B11 | PF12 |  |  |  |  |  |
| B12 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B13 | PF10 |  |  |  | U1_TX \#1 |  |
| C1 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C2 | PA0 | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA \#0 | $\begin{aligned} & \text { PRS_CHO \#O } \\ & \text { GPIO_EM4WUO } \end{aligned}$ |
| C3 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | USO_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | VSS | Ground. |  |  |  |  |
| C6 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| C7 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C8 | VSS | Ground. |  |  |  |  |
| C9 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| C10 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUTO \#2 } \end{aligned}$ | US1_CLK \#2 LEUO_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| C11 | PE4 | LCD_COM0 | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| C12 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| C13 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \text { \#3/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | $\begin{aligned} & \text { LES_CH15 \#0 } \\ & \text { DBG_SWO \#1 } \end{aligned}$ |
| D1 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D11 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| D12 | PC12 | ACMP1 CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLKO \#1 LES_CH12 \#0 |
| D13 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| E1 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| E11 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| E12 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| E13 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | USO_TX \#2 | LES_CH11 \#0 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| F1 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| F2 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F3 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F11 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| F12 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | USO_CS \#2 | LES_CH8 \#0 |
| F13 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |
| G1 | PB3 | LCD SEG20/ LCD_COM4 | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| G2 | PB4 | LCD SEG21/ LCD_COM5 | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| G3 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| G11 | PE0 |  | EBI_A07 \#0/1/2 | TIM3_CC0 \#1 PCNTO_SOIN \#1 | U0 TX \#1 I2C1_SDA \#2 |  |
| G12 | PE1 |  | EBI_A08 \#0/1/2 | TIM3_CC1 \#1 PCNT0_S1IN \#1 | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| G13 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| H1 | PB5 | LCD_SEG22/ <br> LCD_COM6 | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| H2 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| H3 | VSS | Ground. |  |  |  |  |
| H11 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| H12 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| H13 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES CH7 \#0 ETM_TD0 \#2 |
| J1 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| J2 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J3 | VSS | Ground. |  |  |  |  |
| J11 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| J12 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1 TX \#0 I2C0_SDA \#2 | LES CH6 \#0 ETM_TCLK \#2 |
| J13 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| K1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNT0_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| K2 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| K3 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| K11 | VSS | Ground. |  |  |  |  |
| K12 | VSS | Ground. |  |  |  |  |
| K13 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| L1 | PC2 | $\begin{gathered} \text { ACMPO_CH2 } \\ \text { DACO_OUTOALT } \\ \text { \#2/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| L2 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DACO_OUTOALT } \\ \text { \#3/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_NANDREn $\# 0 / 1 / 2$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| L3 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| L4 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| L5 | VSS | Ground. |  |  |  |  |
| L6 | VSS | Ground. |  |  |  |  |
| L7 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| L8 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| L9 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| L10 | PD0 | ```ADCO_CH0 DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| L11 | PD1 | ADC0_CH1 <br> DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIMO_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L12 | PD4 | ADCO_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| L13 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIM0_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\begin{aligned} & \text { US1_TX \#2 } \\ & \text { I2C0_SCL \#1 } \end{aligned}$ | CMU_CLK0 \#2 <br> LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| M1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| M2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | ```TIMO_CDTI2 #4 LE- TIM0 OUT0 #3 PCNT1_S0IN #0``` | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| M3 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| M4 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| M5 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| M6 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| M7 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| M8 | AVSS_1 | Analog ground 1. |  |  |  |  |
| M9 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| M10 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| M11 | AVSS_0 | Analog ground 0 . |  |  |  |  |
| M12 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| M13 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNTO_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | ```LES_ALTEXO #0 ACMPO_O #2 ETM_TDO #0``` |
| N1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { US0_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| N2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn \#0/1/2 | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| N3 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| N4 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| N5 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| N6 | PB11 | DACO_OUTO / OPAMP_OUTO |  | TIM1_CC2 \#3 LETIMO_OUTO \#1 | I2C1_SDA \#1 |  |
| N7 | PB12 | DAC0_OUT1/ OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| N8 | AVSS_2 | Analog ground 2. |  |  |  |  |
| N9 | PB13 | HFXTAL_P |  |  | US0 CLK \#4/5 LEU0_TX \#1 |  |
| N10 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 LEU0_RX \#1 |  |
| N11 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| N12 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | US1_CLK \#1 | DBG_SWO \#3 |
| N13 | PD5 | ADC0_CH5 OPAMP_OUT2 \#0 |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |

### 5.15.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.44. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT / OPAMP_OUTOALT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DAC0_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DACO_OUT1ALT / OPAMP_OUT1ALT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD09 | PAO | PA0 | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CSO | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PA0 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PA0 | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0 . |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments 24, 25, 26 and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments $28,29,30$ and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments $32,33,34$ and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments $32,33,34$ and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments 36 , 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CHO | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0 . |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.15.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG895 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.45. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.15.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG895 is shown in the following figure.


Figure 5.30. Opamp Pinout

### 5.16 EFM32GG900 (Wafer)

### 5.16.1 Padout

The EFM32GG900 padout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pad are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.31. EFM32GG900 Padout (top view, not to scale)

The pad coordinates represent the center of the pad opening relative to the die center.
Table 5.46. Device Padout

| Water Pads and Coordi- <br> nates | Pad Alternative Functionality / Description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad <br> $\#$ | Pad Name | Analog | EBI | Timers | Communication | Other |
| 1 | PA0 | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 <br> I2C0_SDA \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 2 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIM0_CDTI0 \#0 | U0_TX \#2 | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |
| 5 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 <br> ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 <br> ETM_TD3 \#3 |


| Water Pads and Coordinates |  | Pad Alternative Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pad } \\ \# \end{gathered}$ | Pad Name | Analog | EBI | Timers | Communication | Other |
| 7 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| 9 | IOVSS_0 | Digital IO ground 0 . |  |  |  |  |
| 10 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| 11 | NC | Do not connect. |  |  |  |  |
| 12 | NC | Do not connect. |  |  |  |  |
| 13 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| 14 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| 15 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| 16 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| 17 | NC | Do not connect. |  |  |  |  |
| 18 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| 19 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 20 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| 21 | PB6 | LCD SEG23/ LCD_COM7 | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| 22 | IOVSS_1 | Digital IO ground 1. |  |  |  |  |
| 23 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| 24 | PC0 | ACMPO CHO DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | TIM0 CC1 \#4 PCNT0_SOIN \#2 | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CHO \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| 25 | PC1 | ACMPO_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | LES CH1 \#0 PRS_CH3 \#0 |
| 26 | PC2 | ACMPO_CH2 DACO_OUTOALT \#2/ OPAMP_OUTOALT | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| 27 | PC3 | ACMP0_CH3 DACO_OUTOALT \#3/ OPAMP_OUTOALT | EBI_NANDREn \#0/1/2 | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 28 | PC4 | ACMPO_CH4 OPAMP_P0 | EBI_A26 \#0/1/2 | TIMO CDTI2 \#4 LETIMO_OUTO \#3 PCNT1_s0IN \#0 | US2 CLK \#0 I2C1_SDA \#0 | LES_CH4 \#0 |
| 29 | PC5 | ACMPO CH5 OPAMP_N0 | EBI NANDWEn \#0/1/2 | LETIM0 OUT1 \#3 PCNT1_S1IN \#0 | $\begin{aligned} & \text { US2_CS \#0 } \\ & \text { I2C1_SCL \#0 } \end{aligned}$ | LES_CH5 \#0 |


| Water Pads and Coordinates |  | Pad Alternative Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad \# | Pad Name | Analog | EBI | Timers | Communication | Other |
| 30 | PB7 | LFXTAL_P |  | TIMO_CCO \#3 | $\begin{aligned} & \text { US0_TX \#4 } \\ & \text { US1_CLK \#0 } \end{aligned}$ |  |
| 31 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { USO_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| 32 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| 33 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CC0 \#0 |  |  |
| 34 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| 35 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| 36 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| 37 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| 38 | IOVSS_2 | Digital IO ground 2. |  |  |  |  |
| 39 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CCO \#1 |  |  |
| 40 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| 41 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| 42 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| 43 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| 44 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| 45 | PB11 | DACO_OUTO / OPAMP_OUTO |  | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |
| 46 | PB12 | DAC0_OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 47 | AVSS_2 | Analog ground 2. |  |  |  |  |
| 48 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| 49 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| 50 | AVSS_1 | Analog ground 1. |  |  |  |  |
| 51 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| 52 | PB14 | HFXTAL_N |  |  | USO CS \#4/5 LEU0_RX \#1 |  |
| 53 | IOVSS_3 | Digital IO ground 3. |  |  |  |  |
| 54 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| 55 | AVSS_0 | Analog ground 0. |  |  |  |  |
| 56 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| 57 | PDO | ```ADCO_CHO DAC0_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |


| Water Pads and Coordinates |  | Pad Alternative Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad \# | Pad Name | Analog | EBI | Timers | Communication | Other |
| 58 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT } \\ \text { \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 59 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 60 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 61 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 62 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 63 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNTO_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0_O \#2 ETM_TDO \#0 |
| 64 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNTO_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 <br> LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 65 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| 66 | PC6 | ACMPO_CH6 | EBI_A05 \#0/1/2 |  | LEU1_TX \#0 I2C0_SDA \#2 | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 67 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES_CH7 \#0 ETM_TD0 \#2 |
| 68 | VSS_DREG | Ground for on-chip voltage regulator. |  |  |  |  |
| 69 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| 70 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| 71 | DEC_0 | Decouple output for on-chip voltage regulator. |  |  |  |  |
| 72 | DEC_1 | Decouple output for on-chip voltage regulator. |  |  |  |  |
| 73 | DEC_2 | Decouple output for on-chip voltage regulator. |  |  |  |  |
| 74 | IOVSS_4 | Digital IO ground 4. |  |  |  |  |
| 75 | NC | Do not connect. |  |  |  |  |
| 76 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CCO \#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { UO_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| 77 | PE1 |  | EBI_A08 \#0/1/2 | TIM3 CC1 \#1 PCNT0_S1IN \#1 | $\begin{gathered} \text { UO_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| 78 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| 79 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| 80 | PE4 | LCD_COM0 | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| 81 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| 82 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |


| Wate | Pads and Coordinates | Pad Alternative Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad \# | Pad Name | Analog | EBI | Timers | Communication | Other |
| 83 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| 84 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CCO \#2 | US0_CS \#2 | LES_CH8 \#0 |
| 85 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| 86 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 87 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| 88 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLK0 \#1 LES_CH12 \#0 |
| 89 | PC13 | $\begin{gathered} \text { ACMP1_CH5 } \\ \text { DAC0_OUT1ALT } \\ \# 1 / \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIMO_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| 90 | USB_VREGI_0 | USB input to internal | . 3 V regulator. |  |  |  |
| 91 | USB_VREGI_1 | USB input to internal | . 3 V regulator. |  |  |  |
| 92 | USB_VREGO_0 | USB decoupling for | rnal 3.3 V USB | ator and regulator | tput. |  |
| 93 | USB_VREGO_1 | USB decoupling for i | ernal 3.3 V USB re | lator and regulator | output. |  |
| 94 | PC14 | ACMP1_CH6 DAC0_OUT1ALT \#2/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 UO_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| 95 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| 96 | PC15 | ACMP1 CH7 DAC0_OUT1ALT \#3/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTI2 \#1/3 } \\ \text { TIM1_CC2 \#0 } \end{gathered}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES CH15 \#0 DBG_SWO \#1 |
| 97 | PF11 |  |  |  | U1 RX \#1 USB_DP |  |
| 98 | IOVSS_7 | Digital IO ground 7. |  |  |  |  |
| 99 | PF0 |  |  | TIMO CCO \#5 LETIMO_OUTO \#2 | US1 CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | DBG_SWCLK \#0/1/2/3 |
| 100 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| 101 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG SWO \#0 GPIO_EM4WU4 |
| 102 | PF3 | LCD_SEG1 | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS CHO \#1 ETM_TD3 \#1 |
| 103 | USB_VBUS |  |  | SB 5.0 V VBUS input. |  |  |
| 104 | PF4 | LCD_SEG2 | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |


| Water Pads and Coordinates |  | Pad Alternative Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pad \# | Pad Name | Analog | EBI | Timers | Communication | Other |
| 105 | PF12 |  |  |  | USB_ID |  |
| 106 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 107 | IOVSS_5 | Digital IO ground 5. |  |  |  |  |
| 108 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| 109 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| 110 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| 111 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| 112 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| 113 | PD9 | LCD_SEG28 | EBI_CS0 \#0/1/2 |  |  |  |
| 114 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| 115 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| 116 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| 117 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| 118 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| 119 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 120 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| 121 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 122 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| 123 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| 124 | IOVSS_6 | Digital IO ground 6. |  |  |  |  |
| 125 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | $\begin{gathered} \text { USO_RX \#3 } \\ \text { USO_CLK \#0 } \\ \text { I2C0_SDA \#6 } \end{gathered}$ | CMU_CLK1 \#2 LES_ALTEX6 \#0 |
| 126 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 127 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 128 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 129 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |

### 5.16.2 Alternate Functionality Padout

A wide selection of alternate functionality is available for multiplexing to various pads. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION biffield. In these cases, the padout is shown in the column corresponding to LOCATION 0.

Table 5.47. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMP0_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DACO_OUTO / OPAMP output channel number 0 . |
| DACO_OUTOALT / OPAMP_OUTOALT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DACO_OUT1ALT / OPAMP_OUT1ALT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD09 | PAO | PA0 | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CSO | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PA0 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PA0 | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0 . |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments 24, 25, 26 and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments 24, 25, 26 and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0 . |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 |  |  |  |  |  | 1 | 2 |

### 5.16.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG900 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.48. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 13 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.16.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG900 is shown in the following figure.


Figure 5.32. Opamp Pinout
5.17 EFM32GG940 (QFN64)

### 5.17.1 Pinout

The EFM32GG940 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.33. EFM32GG940 Pinout (top view, not to scale)

Table 5.49. Device Pinout

| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 0 | VSS | Ground. |  |  |  |
| 1 | PAO | LCD_SEG13 | TIMO_CC0 \#0/1/4 | $\begin{gathered} \text { LEUO_RX \#4 I2CO_SDA } \\ \# 0 \end{gathered}$ | $\begin{gathered} \text { PRS_CHO \#O } \\ \text { GPIO_EM4WU0 } \end{gathered}$ |
| 2 | PA1 | LCD_SEG14 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| 4 | PA3 | LCD_SEG16 | TIMO_CDTIO \#0 |  | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 | LCD_SEG17 | TIM0_CDTI1 \#0 |  | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 | LCD_SEG19 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0. |  |  |  |
| 9 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| 10 | PB4 | LCD_SEG21/ LCD_COM5 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 11 | PB5 | LCD_SEG22/ <br> LCD_COM6 |  | US2_CLK \#1 |  |
| 12 | PB6 | LCD_SEG23/ <br> LCD_COM7 |  | US2_CS \#1 |  |
| 13 | PC4 | ACMP0_CH4 DAC0_P0 / OPAMP_P0 | ```TIM0_CDTI2 #4 LE- TIMO_OUTO #3 PCNT1_SOIN #0``` | $\begin{gathered} \text { US2_CLK \#0 I2C1_SDA } \\ \# 0 \end{gathered}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_N0 / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | $\begin{gathered} \text { US0_TX \#4 US1_CLK } \\ \# 0 \end{gathered}$ |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA12 | LCD_BCAP_P | TIM2_CC0 \#1 |  |  |
| 18 | PA13 | LCD_BCAP_N | TIM2_CC1 \#1 |  |  |
| 19 | PA14 | LCD_BEXT | TIM2_CC2 \#1 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DACO OUTO / OPAMP_OUTO | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |
| 22 | PB12 | DAC0_OUT1 / OPAMP_OUT1 | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | $\underset{\# 1}{\text { USO_CS \#4/5 LEU0_RX }}$ |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0 . |  |  |  |
| 28 | PD0 | ADCO_CHO DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | $\begin{gathered} \text { ADC0_CH6 DAC0_P1 / } \\ \text { OPAMP_P1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMPO_O \#2 ETM_TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIM0_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | LEU1_TX \#0 I2C0_SDA | $\begin{gathered} \text { LES_CH6 \#0 } \\ \text { ETM_TCLK \#2 } \end{gathered}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\begin{gathered} \text { LEU1_RX \#0 I2C0_SCL } \\ \# 2 \end{gathered}$ | $\begin{gathered} \text { LES_CH7 \#0 ETM_TD0 } \\ \text { \#2 } \end{gathered}$ |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C DECOUPLE is required at this pin. |  |  |  |
| 41 | PE4 | LCD_COM0 |  | US0_CS \#1 |  |
| 42 | PE5 | LCD_COM1 |  | US0_CLK \#1 |  |
| 43 | PE6 | LCD_COM2 |  | US0_RX \#1 |  |
| 44 | PE7 | LCD_COM3 |  | US0_TX \#1 |  |
| 45 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |
| 46 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |
| 47 | PF10 |  |  | USB_DM |  |
| 48 | PF11 |  |  | USB_DP |  |


| QFN64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CC0 \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CLK \#2 LEU0_TX } \\ \text { \#3 I2C0_SDA \#5 } \end{gathered}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIMO_OUT1 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CS \#2 LEUO_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 | LCD_SEG0 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 52 | USB_VBUS | USB 5.0 V VBUS inp |  |  |  |
| 53 | PF12 |  |  | USB_ID |  |
| 54 | PF5 | LCD_SEG3 | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 55 | IOVDD_5 | Digital IO power sup |  |  |  |
| 56 | PE8 | LCD_SEG4 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| 57 | PE9 | LCD_SEG5 | PCNT2_S1IN \#1 |  |  |
| 58 | PE10 | LCD_SEG6 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 59 | PE11 | LCD_SEG7 | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| 60 | PE12 | LCD_SEG8 | TIM1_CC2 \#1 | US0_RX \#3 USO_CLK \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 61 | PE13 | LCD_SEG9 |  | $\begin{gathered} \text { USO_TX \#3 USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| 62 | PE14 | LCD_SEG10 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 63 | PE15 | LCD_SEG11 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 64 | PA15 | LCD_SEG12 | TIM3_CC2 \#0 |  |  |

### 5.17.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.50. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMPO_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PDO |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DACO_OUTO /OPAMP output channel number 0 . |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| DACO_OUTOALT OPAMP_OUTOA LT |  |  |  |  | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  |  | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PA0 | PD6 | PC6 |  |  | PF0 | PE12 | I2C0 Serial Data input / output. |
| 12C1_SCL | PC5 | PB12 |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| 12C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If $A V D D$ is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LETIMO_OUTO | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  |  |  | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  |  |  | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 |  | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 |  | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 |  | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 |  | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  |  |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 |  |  |  |  |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 |  | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 |  | PA12 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 |  | PA13 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 |  | PA14 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| USO_CLK | PE12 | PE5 |  |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 |  |  | PB14 | PB14 |  | USART0 chip select input / output. |
| US0_RX | PE11 | PE6 |  | PE12 | PB8 |  |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| USO_TX | PE10 | PE7 |  | PE13 | PB7 |  |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX |  | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX |  | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX |  | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX |  | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | $\begin{aligned} & \text { USB_V } \\ & \text { REGI } \end{aligned}$ |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | $\begin{aligned} & \text { USB_V } \\ & \text { REGO } \end{aligned}$ |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator and regulator output |

### 5.17.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG940 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.51. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | - | - | - | - | - | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | - | PB14 | PB13 | PB12 | PB11 | - | - | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | - | - | - |
| Port C | - | - | - | - | - | - | - | - | PC7 | PC6 | PC5 | PC4 | - | - | - | - |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | - | - | - | - |
| Port F | - | - | - | PF12 | PF11 | PF10 | - | - | - | - | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.17.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG940 is shown in the following figure.


Figure 5.34. Opamp Pinout

### 5.18 EFM32GG942 (TQFP64)

### 5.18.1 Pinout

The EFM32GG942 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.35. EFM32GG942 Pinout (top view, not to scale)

Table 5.52. Device Pinout

| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 1 | PA0 | LCD_SEG13 | TIM0_CC0 \#0/1/4 | LEU0_RX \#4 I2C0_SDA <br> \#0 | PRS_CH0 \#0 <br> GPIO_EM4WU0 |
| 2 | PA1 | LCD_SEG14 | TIM0_CC1 \#0/1 | I2C0_SCL \#0 | CMU_CLK1 \#0 <br> PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | TIM0_CC2 \#0/1 |  | CMU_CLK0 \#0 <br> ETM_TD0 \#3 |
| 4 | PA3 | LCD_SEG16 | TIM0_CDTI0 \#0 |  | LES_ALTEX2 \#0 <br> ETM_TD1 \#3 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 5 | PA4 | LCD_SEG17 | TIMO_CDTI1 \#0 |  | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | IOVDD_0 | Digital IO power supply 0. |  |  |  |
| 8 | VSS | Ground. |  |  |  |
| 9 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COMM } \end{aligned}$ | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| 10 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 11 | PB5 | LCD_SEG22/ <br> LCD_COM6 |  | US2_CLK \#1 |  |
| 12 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ |  | US2_CS \#1 |  |
| 13 | PC4 | $\begin{gathered} \text { ACMPO_CH4 } \\ \text { DAC0_PO / OPAMP_P0 } \end{gathered}$ | TIMO_CDTI2 \#4 LETIMO_OUT0 \#3 PCNT1_SOIN \#0 | $\begin{gathered} \text { US2_CLK \#0 I2C1_SDA } \\ \# 0 \end{gathered}$ | LES_CH4 \#0 |
| 14 | PC5 | $\begin{gathered} \text { ACMPO_CH5 } \\ \text { DAC0_N0 / OPAMP_N0 } \end{gathered}$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#O I2C1_SCL } \\ \# 0 \end{gathered}$ | LES_CH5 \#0 |
| 15 | PB7 | LFXTAL_P | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| 16 | PB8 | LFXTAL_N | TIM1_CC1 \#3 | US0_RX \#4 US1_CS \#0 |  |
| 17 | PA12 | LCD_BCAP_P | TIM2_CC0 \#1 |  |  |
| 18 | PA13 | LCD_BCAP_N | TIM2_CC1 \#1 |  |  |
| 19 | PA14 | LCD_BEXT | TIM2_CC2 \#1 |  |  |
| 20 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |
| 21 | PB11 | DAC0_OUTO / OPAMP_OUT0 | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| 22 | VSS | Ground. |  |  |  |
| 23 | AVDD_1 | Analog power supply 1. |  |  |  |
| 24 | PB13 | HFXTAL_P |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| 25 | PB14 | HFXTAL_N |  | USO_CS \#4/5 LEUO_RX |  |
| 26 | IOVDD_3 | Digital IO power supply 3. |  |  |  |
| 27 | AVDD_0 | Analog power supply 0 . |  |  |  |
| 28 | PD0 | ADCO_CH0 <br> DACO_OUTOALT \#4/ OPAMP_OUTOALT OPAMP_OUT2 \#1 | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 29 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT \#4/ } \\ \text { OPAMP_OUT1ALLT } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |


| QFP64 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 30 | PD2 | ADC0_CH2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 31 | PD3 | ADC0_CH3 OPAMP_N2 | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 32 | PD4 | ADC0_CH4 OPAMP_P2 |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 33 | PD5 | ADC0_CH5 OPAMP_OUT2 \#0 |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 34 | PD6 | ADC0_CH6 DAC0_P1 / OPAMP_P1 | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | US1_RX \#2 I2C0_SDA \#1 | LES_ALTEXO \#0 ACMP0_O \#2 ETM_TDO \#0 |
| 35 | PD7 | $\begin{gathered} \text { ADC0_CH7 DAC0_N1 / } \\ \text { OPAMP_N1 } \end{gathered}$ | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIMO_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\underset{\# 1}{\text { US1_TX \#2 I2C0_SCL }}$ | CMU_CLK0 \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 36 | PD8 | BU_VIN |  |  | CMU_CLK1 \#1 |
| 37 | PC6 | ACMP0_CH6 |  | $\begin{gathered} \text { LEU1_TX \#0 I2C0_SDA } \\ \# 2 \end{gathered}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 38 | PC7 | ACMP0_CH7 |  | $\underset{\# 2}{\text { LEU1_RX \#0 I2C0_SCL }}$ | LES_CH7 \#0 ETM_TD0 \#2 |
| 39 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |
| 40 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |
| 41 | PE4 | LCD_COMO |  | US0_CS \#1 |  |
| 42 | PE5 | LCD_COM1 |  | US0_CLK \#1 |  |
| 43 | PE6 | LCD_COM2 |  | US0_RX \#1 |  |
| 44 | PE7 | LCD_COM3 |  | USO_TX \#1 |  |
| 45 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |
| 46 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |
| 47 | PF10 |  |  | USB_DM |  |
| 48 | PF11 |  |  | USB_DP |  |
| 49 | PF0 |  | $\begin{aligned} & \text { TIMO_CC0 \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CLK \#2 LEU0_TX } \\ & \text { \#3 I2C0_SDA \#5 } \end{aligned}$ | DBG_SWCLK \#0/1/2/3 |
| 50 | PF1 |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{gathered} \text { US1_CS \#2 LEUO_RX } \\ \text { \#3 I2C0_SCL \#5 } \end{gathered}$ | DBG_SWDIO \#0/1/2/3 GPIO_EM4WU3 |
| 51 | PF2 | LCD_SEG0 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| 52 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |
| 53 | PF12 |  |  | USB_ID |  |
| 54 | PF5 | LCD_SEG3 | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 55 | IOVDD_5 | Digital IO power supply 5. |  |  |  |
| 56 | VSS | Ground. |  |  |  |
| 57 | PE8 | LCD_SEG4 | PCNT2_S0IN \#1 |  | PRS_CH3 \#1 |


| QFP6 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | Timers | Communication | Other |
| 58 | PE9 | LCD_SEG5 | PCNT2_S1IN \#1 |  |  |
| 59 | PE10 | LCD_SEG6 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 60 | PE11 | LCD_SEG7 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 <br> BOOT_RX |
| 61 | PE12 | LCD_SEG8 | TIM1_CC2 \#1 | US0_RX \#3 US0_CLK <br> \#0 I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| 62 | PE13 | LCD_SEG9 |  | US0_TX \#3 US0_CS \#0 | LES_ALTEX7 \#0 <br> ACMP0_O \#0 <br> GPIO_EM4WU5 |
| 63 | PE14 | LCD_SEG10 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 64 | PE15 | LCD_SEG11 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |

### 5.18.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.53. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMPO_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMPO_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 |  | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_O | PF2 |  | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DAC0_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0 . |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| DACO_OUTOALT OPAMP_OUTOA LT |  |  |  |  | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK | PD7 |  | PC6 |  |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TDO | PD6 |  | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PA0 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  |  | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 |  |  | PFO | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 |  |  |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 |  |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0. |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGEN0. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments 8, 9, 10 and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments 8, 9, 10 and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments 8, 9, 10 and 11 are controlled by SEGEN2. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 |  | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 |  |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  |  |  | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  |  |  | PD7 |  |  |  | Pulse Counter PCNTO input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 |  | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 |  | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PA0 | PA0 |  | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 |  | PD2 |  | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 |  | PD3 |  | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  |  |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIMO_CDTI1 | PA4 |  |  |  |  |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 |  | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 |  | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 |  | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 |  | PA12 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 |  | PA13 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 |  | PA14 |  |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 |  |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| USO_CLK | PE12 | PE5 |  |  | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 |  |  | PB14 | PB14 |  | USARTO chip select input / output. |
| US0_RX | PE11 | PE6 |  | PE12 | PB8 |  |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| US0_TX | PE10 | PE7 |  | PE13 | PB7 |  |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX |  | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US1_TX |  | PDO | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX |  | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX |  | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | $\begin{aligned} & \text { USB_V } \\ & \text { BUS } \end{aligned}$ |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | $\begin{aligned} & \text { USB_V } \\ & \text { REGI } \end{aligned}$ |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |
| USB_VREGO | $\begin{aligned} & \text { USB_V } \\ & \text { REGO } \end{aligned}$ |  |  |  |  |  |  | USB Decoupling for internal 3.3 V USB regulator and regulator output |

### 5.18.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG942 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.54. GPIO Pinout

| Port | Pin <br> 15 | Pin <br> 14 | Pin <br> 13 | Pin <br> 12 | Pin <br> 11 | Pin |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |  |  |  |  |  |  |
| Port A | - | PA14 | PA13 | PA12 | - | - | - | - | - | - | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | - | PB11 | - | - | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | - | - | - |
| Port C | - | - | - | - | - | - | - | - | PC7 | PC6 | PC5 | PC4 | - | - | - | - |
| Port D | - | - | - | - | - | - | - | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | - | - | - | - |
| Port F | - | - | - | PF12 | PF11 | PF10 | - | - | - | - | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.18.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG942 is shown in the following figure.


Figure 5.36. Opamp Pinout

### 5.19 EFM32GG980 (LQFP100)

### 5.19.1 Pinout

The EFM32GG980 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.37. EFM32GG980 Pinout (top view, not to scale)

Table 5.55. Device Pinout

| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 1 | PA0 | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIMO_CC0 \#0/1/4 | LEUO_RX \#4 I2C0_SDA \#0 | $\begin{gathered} \text { PRS_CHO \#0 } \\ \text { GPIO_EM4WU0 } \end{gathered}$ |
| 2 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| 3 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIM0_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| 4 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| 5 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| 6 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| 7 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| 8 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |  |
| 9 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| 10 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| 11 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| 12 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| 13 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| 14 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| 15 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COMM } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| 16 | VSS | Ground. |  |  |  |  |
| 17 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| 18 | PC0 | ```ACMP0_CH0 DACO_OUTOALT #0/ OPAMP_OUTOALT``` | EBI_A23 \#0/1/2 | TIMO_CC1 \#4 PCNTO_SOIN \#2 | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| 19 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIM0_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| 20 | PC2 | ```ACMPO_CH2 DACO_OUTOALT #2/ OPAMP_OUTOALT``` | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 21 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DAC0_OUTOALT } \\ \# 3 / \\ \text { OPAMP_OUTOALT } \end{gathered}$ | $\underset{\# 0 / 1 / 2}{\text { EBI_NANDREn }}$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| 22 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DACO_PO / } \\ & \text { OPAMP_P0 } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIMO_OUT0 \#3 PCNT1_S0IN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| 23 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DACO_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn \#0/1/2 | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| 24 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| 25 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | USO_RX \#4 US1_CS \#0 |  |
| 26 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| 27 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| 28 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| 29 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| 30 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| 31 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| 32 | VSS | Ground. |  |  |  |  |
| 33 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| 34 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| 35 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| 36 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| 37 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| 38 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| 39 | PB11 | DACO_OUTO / OPAMP_OUTO |  | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIM0_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| 40 | PB12 | DAC0 OUT1 / OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| 41 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| 42 | PB13 | HFXTAL_P |  |  | USO_CLK \#4/5 LEU0_TX \#1 |  |
| 43 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 <br> LEU0_RX \#1 |  |
| 44 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| 45 | AVDD_0 | Analog power supply 0. |  |  |  |  |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 46 | PDO | $\begin{gathered} \text { ADCO_CHO } \\ \text { DAC0_OUTOALT } \\ \text { \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| 47 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT } \\ \text { \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIMO_CCO \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| 48 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| 49 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| 50 | PD4 | ADC0_CH4 OPAMP_P2 |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| 51 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| 52 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIM0_OUT0 \#0 } \\ & \text { PCNTO_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEX0 \#0 ACMP0_O \#2 ETM_TDO \#0 |
| 53 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIMO_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLK0 \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| 54 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| 55 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | LEU1_TX \#0 I2C0_SDA \#2 | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| 56 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES_CH7 \#0 ETM_TD0 \#2 |
| 57 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| 58 | VSS | Ground. |  |  |  |  |
| 59 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| 60 | PE0 |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0 \#1 } \\ \text { PCNTO_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { U0_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| 61 | PE1 |  | EBI_A08 \#0/1/2 | $\begin{aligned} & \text { TIM3_CC1 \#1 } \\ & \text { PCNT0_S1IN \#1 } \end{aligned}$ | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| 62 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| 63 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| 64 | PE4 | LCD_COM0 | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| 65 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| 66 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| 67 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| 68 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |


| LQFP100 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 69 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| 70 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| 71 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | USO_TX \#2 | LES_CH11 \#0 |
| 72 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| 73 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| 74 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| 75 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| 76 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | US1_CLK \#2 LEU0 TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| 77 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIMO_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| 78 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG SWO \#0 GPIO_EM4WU4 |
| 79 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| 80 | PF12 |  |  |  | USB_ID |  |
| 81 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIMO_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| 82 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| 83 | VSS | Ground. |  |  |  |  |
| 84 | PF6 | LCD_SEG24 | EBI_BL0 \#0/1/2 | TIMO_CC0 \#2 | U0_TX \#0 |  |
| 85 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| 86 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| 87 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| 88 | PD9 | LCD_SEG28 | EBI_CS0 \#0/1/2 |  |  |  |
| 89 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| 90 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| 91 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| 92 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_S0IN \#1 |  | PRS_CH3 \#1 |
| 93 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |
| 94 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| 95 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| 96 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | $\begin{gathered} \text { USO_RX \#3 } \\ \text { USO_CLK \#0 } \\ \text { I2C0_SDA \#6 } \end{gathered}$ | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |


| LQFP100 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| 97 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | US0_TX \#3 <br> US0_CS \#0 <br> I2C0_SCL \#6 | LES_ALTEX7 \#0 <br> ACMP0_O \#0 <br> GPIO_EM4WU5 |
| 98 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| 99 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| 100 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |

### 5.19.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.
Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.56. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMPO_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PA0 | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE |  | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn |  | PF8 |  |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 |  | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 |  | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 |  | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 |  | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If $A V D D$ is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0 . |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5,6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PA0 |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 | PB2 | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 |  |  |  |  | UARTO Receive input. |
| U0_TX | PF6 | PE0 | PA3 |  |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX |  | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX |  | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 |  | PB13 | PB13 |  | USART0 clock input / output. |
| US0_CS | PE13 | PE4 | PC8 |  | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | USB_V <br> BUS |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | USB_V <br> REGI |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |

### 5.19.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG980 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through $F$, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.57. GPIO Pinout

| Port | $\begin{gathered} \text { Pin } \\ 15 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 13 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 12 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 11 \end{gathered}$ | $\begin{gathered} \text { Pin } \\ 10 \end{gathered}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | - | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | - | - | - | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.19.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG980 is shown in the following figure.


Figure 5.38. Opamp Pinout

### 5.20 EFM32GG990 (BGA112)

### 5.20.1 Pinout

The EFM32GG990 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.39. EFM32GG990 Pinout (top view, not to scale)

Table 5.58. Device Pinout

| BGA112 Pin\# and |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> US0_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| A6 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A7 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIMO_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| A8 | PF12 |  |  |  | USB_ID |  |
| A9 | PE4 | LCD_COMO | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| A10 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| A11 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| B1 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES_ALTEX7 \#0 ACMPO_O \#0 GPIO_EM4WU5 |
| B3 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES ALTEX5 \#0 BOOT_RX |
| B4 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| B6 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B7 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIMO_CC0 \#2 | U0_TX \#0 |  |
| B8 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B9 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| B10 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| B11 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| C1 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | $\begin{gathered} \text { CMU_CLK1 \#0 } \\ \text { PRS_CH1 \#0 } \end{gathered}$ |
| C2 | PAO | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0 RX \#4 I2C0_SDA \#0 | PRS CHO \#O GPIO_EM4WU0 |
| C3 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| C6 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C7 | VSS | Ground. |  |  |  |  |
| C8 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| C9 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| C10 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| C11 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | USO_TX \#2 | LES_CH11 \#0 |
| D1 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| D2 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D4 | VSS | Ground. |  |  |  |  |
| D5 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| D6 | PD9 | LCD_SEG28 | EBI_CSO \#0/1/2 |  |  |  |
| D7 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| D8 | PF1 |  |  | $\begin{aligned} & \text { TIM0_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| D9 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| D10 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| D11 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | USO_CLK \#2 | LES CH9 \#0 GPIO_EM4WU2 |
| E1 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIMO_CDTI2 \#0 | LEU1_TX \#1 | LES ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIMO_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| E4 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| E8 | PF0 |  |  | $\begin{aligned} & \text { TIMO_CCO \#5 LE- } \\ & \text { TIMO_OUT0 \#2 } \end{aligned}$ | US1 CLK \#2 LEU0_TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| E9 | PE0 |  | EBI_A07 \#0/1/2 | TIM3 CC0 \#1 PCNTO_SOIN \#1 | U0 TX \#1 I2C1_SDA \#2 |  |
| E10 | PE1 |  | EBI_A08 \#0/1/2 | TIM3 CC1 \#1 PCNT0_S1IN \#1 | $\begin{gathered} \text { U0_RX \#1 } \\ \text { I2C1_SCL \#2 } \end{gathered}$ |  |
| E11 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| F1 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F2 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F3 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | EBI_A19 \#0/1/2 | PCNT1_S0IN \#1 | US2_TX \#1 |  |
| F4 | PB4 | $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| F8 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| F9 | VSS_DREG | Ground for on-chip voltage regulator. |  |  |  |  |
| F10 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| F11 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $\mathrm{C}_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| G1 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| G2 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| G3 | VSS | Ground. |  |  |  |  |
| G4 | IOVDD_0 | Digital IO power supply 0 . |  |  |  |  |
| G8 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| G9 | VSS | Ground. |  |  |  |  |
| G10 | PC6 | ACMP0_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | $\begin{aligned} & \text { LES_CH6 \#0 } \\ & \text { ETM_TCLK \#2 } \end{aligned}$ |
| G11 | PC7 | ACMP0_CH7 | EBI_A06 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_RX \#0 } \\ & \text { I2C0_SCL \#2 } \end{aligned}$ | LES CH7 \#0 <br> ETM_TD0 \#2 |
| H1 | PC0 | $\begin{gathered} \text { ACMPO_CHO } \\ \text { DACO_OUTOALT } \\ \text { \#O/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIMO_CC1 \#4 } \\ \text { PCNTO_SOIN \#2 } \end{gathered}$ | $\begin{gathered} \text { USO_TX \#5 } \\ \text { US1_TX \#0 } \\ \text { I2C0_SDA \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH0 \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| H2 | PC2 | $\begin{gathered} \text { ACMPO_CH2 } \\ \text { DACO_OUTOALT } \\ \text { \#2/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |
| H3 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| H4 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| H5 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CC0 \#0 |  |  |
| H6 | VSS | Ground. |  |  |  |  |
| H7 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| H8 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| H9 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |
| H10 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | TIM1_CC0 \#4 LETIMO_OUTO \#0 PCNTO_SOIN \#3 | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES_ALTEXO \#0 ACMP0 O \#2 ETM TDO \#0 |
| H11 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC1 \#4 LE- } \\ & \text { TIM0_OUT1 \#0 } \\ & \text { PCNT0_S1IN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_TX \#2 } \\ \text { I2C0_SCL \#1 } \end{gathered}$ | CMU_CLKO \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| J1 | PC1 | ```ACMP0_CH1 DACO_OUTOALT #1/ OPAMP_OUTOALT``` | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | $\begin{gathered} \text { US0_RX \#5 } \\ \text { US1_RX \#0 } \\ \text { I2C0_SCL \#4 } \end{gathered}$ | $\begin{aligned} & \text { LES_CH1 \#0 } \\ & \text { PRS_CH3 \#0 } \end{aligned}$ |
| J2 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DACO_OUTOALT } \\ \text { \#3/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_NANDREn \#0/1/2 | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| J3 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J4 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CC0 \#1 |  |  |
| J5 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |


| BGA112 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| J6 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| J7 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| J8 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| J9 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| J10 | PD3 | $\begin{aligned} & \text { ADCO_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |
| J11 | PD4 | $\begin{aligned} & \text { ADCO_CH4 } \\ & \text { OPAMP_P2 } \end{aligned}$ |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| K1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | USO_TX \#4 US1_CLK \#0 |  |
| K2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DACO_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | TIMO_CDTI2 \#4 LETIMO_OUT0 \#3 PCNT1_S0IN \#0 | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| K3 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| K4 | VSS | Ground. |  |  |  |  |
| K5 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| K6 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| K7 | AVSS_1 | Analog ground 1. |  |  |  |  |
| K8 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| K9 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| K10 | AVSS_0 | Analog ground 0. |  |  |  |  |
| K11 | PD1 | ADC0_CH1 DAC0_OUT1ALT \#4/ OPAMP_OUT1ALT |  | $\begin{aligned} & \text { TIMO_CC0 \#3 } \\ & \text { PCNT2_S1IN \#0 } \end{aligned}$ | US1_RX \#1 | DBG_SWO \#2 |
| L1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { USO_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| L2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn \#0/1/2 | LETIM0_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| L3 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| L4 | IOVDD_1 | Digital IO power supply 1. |  |  |  |  |
| L5 | PB11 | $\begin{aligned} & \text { DACO_OUTO / } \\ & \text { OPAMP_OUT0 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC2 \#3 LE- } \\ & \text { TIM0_OUT0 \#1 } \end{aligned}$ | I2C1_SDA \#1 |  |
| L6 | PB12 | DAC0 OUT1/ OPAMP_OUT1 |  | LETIMO_OUT1 \#1 | 12C1_SCL \#1 |  |
| L7 | AVSS_2 | Analog ground 2. |  |  |  |  |
| L8 | PB13 | HFXTAL_P |  |  | US0 CLK \#4/5 LEU0_TX \#1 |  |


| BGA112 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L9 | PB14 | HFXTAL_N |  |  | USO_CS \#4/5 LEU0_RX \#1 |  |
| L10 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| L11 | PD0 | ```ADCO_CH0 DACO_OUTOALT #4/ OPAMP_OUTOALT OPAMP_OUT2 #1``` |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |

### 5.20.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.59. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMPO_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMP0_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 |  | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUT0 | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT OPAMP OUTOA LT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DACO_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1. |
| DAC0_OUT1ALT OPAMP_OUT1A LT |  |  |  |  | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 |  | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |
| EBI_AD09 | PAO | PAO | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE |  | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CS0 | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn |  | PF8 |  |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD3 | PD5 |  | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PAO |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| 12C0_SDA | PAO | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0 . |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PA0 |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments $12,13,14$ and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17 . Segments $16,17,18$ and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments $28,29,30$ and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments $28,29,30$ and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39 . Segments $36,37,38$ and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0. |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN |  | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN |  | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PAO | PF6 | PD1 | PAO | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | PA3 |  |  |  | PC2 |  |  | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 |  |  |  | PC3 |  |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIMO_CDTI2 | PA5 |  | PF5 |  | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 |  | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 |  | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 |  | PE12 | PB2 | PB11 |  |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 |  |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 |  |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX |  | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX |  | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 |  | PB13 | PB13 |  | USARTO clock input / output. |
| US0_CS | PE13 | PE4 | PC8 |  | PB14 | PB14 |  | USART0 chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USARTO Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |
| US2_CS | PC5 | PB6 |  |  |  |  |  | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 |  |  |  |  |  | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 |  |  |  |  |  | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 |  |  |  |  |  |  | USB D- pin. |
| USB_DMPU | PD2 |  |  |  |  |  |  | USB D- Pullup control. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |
| USB_DP | PF11 |  |  |  |  |  |  | USB D+ pin. |
| USB_ID | PF12 |  |  |  |  |  |  | USB ID pin. Used in OTG mode. |
| USB_VBUS | USB_V <br> BUS |  |  |  |  |  |  | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 |  |  |  |  |  |  | USB 5 V VBUS enable. |
| USB_VREGI | USB_V <br> REGI |  |  |  |  |  |  | USB Input to internal 3.3 V regulator |

### 5.20.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG990 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.60. GPIO Pinout

| Port | Pin <br> 15 | Pin <br> 14 | Pin <br> 13 | Pin <br> 12 | Pin <br> 11 | Pin <br> 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | - | - | PF2 | PF1 | PF0 |

### 5.20.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG990 is shown in the following figure.


Figure 5.40. Opamp Pinout

### 5.21 EFM32GG995 (BGA120)

### 5.21.1 Pinout

The EFM32GG995 pinout is shown in the following figure and table. Alternate locations are denoted by "\#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.


Figure 5.41. EFM32GG995 Pinout (top view, not to scale)

Table 5.61. Device Pinout

| BGA120 Pin\# and <br> Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 | LCD_SEG11 | EBI_AD07 \#0/1/2 | TIM3_CC1 \#0 | LEU0_RX \#2 |  |
| A2 | PE14 | LCD_SEG10 | EBI_AD06 \#0/1/2 | TIM3_CC0 \#0 | LEU0_TX \#2 |  |
| A3 | PE12 | LCD_SEG8 | EBI_AD04 \#0/1/2 | TIM1_CC2 \#1 | US0_RX \#3 <br> US0_CLK \#0 <br> I2C0_SDA \#6 | CMU_CLK1 \#2 <br> LES_ALTEX6 \#0 |
| A4 | PE9 | LCD_SEG5 | EBI_AD01 \#0/1/2 | PCNT2_S1IN \#1 |  |  |


| BGA120 Pin\#\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| A5 | PD11 | LCD_SEG30 | EBI_CS2 \#0/1/2 |  |  |  |
| A6 | PD9 | LCD_SEG28 | EBI_CSO \#0/1/2 |  |  |  |
| A7 | PF7 | LCD_SEG25 | EBI_BL1 \#0/1/2 | TIM0_CC1 \#2 | U0_RX \#0 |  |
| A8 | PF5 | LCD_SEG3 | EBI_REn \#0/2 | TIM0_CDTI2 \#2/5 | USB_VBUSEN \#0 | PRS_CH2 \#1 |
| A9 | PF4 | LCD_SEG2 | EBI_WEn \#0/2 | TIM0_CDTI1 \#2/5 |  | PRS_CH1 \#1 |
| A10 | PF2 | LCD_SEG0 | EBI_ARDY \#0/1/2 | TIM0_CC2 \#5 | LEU0_TX \#4 | ACMP1_O \#0 DBG_SWO \#0 GPIO_EM4WU4 |
| A11 | USB_VREGI | USB Input to internal 3.3 V regulator. |  |  |  |  |
| A12 | USB_VREGO | USB Decoupling for internal 3.3 V USB regulator and regulator output. |  |  |  |  |
| A13 | PF11 |  |  |  | U1_RX \#1 USB_DP |  |
| B1 | PA15 | LCD_SEG12 | EBI_AD08 \#0/1/2 | TIM3_CC2 \#0 |  |  |
| B2 | PE13 | LCD_SEG9 | EBI_AD05 \#0/1/2 |  | $\begin{gathered} \text { USO_TX \#3 } \\ \text { USO_CS \#0 } \\ \text { I2C0_SCL \#6 } \end{gathered}$ | LES ALTEX7 \#0 ACMP0 O \#0 GPIO_EM4WU5 |
| B3 | PE11 | LCD_SEG7 | EBI_AD03 \#0/1/2 | TIM1_CC1 \#1 | US0_RX \#0 | LES_ALTEX5 \#0 BOOT_RX |
| B4 | PE8 | LCD_SEG4 | EBI_AD00 \#0/1/2 | PCNT2_SOIN \#1 |  | PRS_CH3 \#1 |
| B5 | PD12 | LCD_SEG31 | EBI_CS3 \#0/1/2 |  |  |  |
| B6 | PD10 | LCD_SEG29 | EBI_CS1 \#0/1/2 |  |  |  |
| B7 | PF8 | LCD_SEG26 | EBI_WEn \#1 | TIM0_CC2 \#2 |  | ETM_TCLK \#1 |
| B8 | PF6 | LCD_SEG24 | EBI_BLO \#0/1/2 | TIMO_CCO \#2 | U0_TX \#0 |  |
| B9 | PF3 | LCD_SEG1 | EBI_ALE \#0 | TIM0_CDTIO \#2/5 |  | PRS_CH0 \#1 ETM_TD3 \#1 |
| B10 | PF1 |  |  | $\begin{aligned} & \text { TIMO_CC1 \#5 LE- } \\ & \text { TIM0_OUT1 \#2 } \end{aligned}$ | $\begin{aligned} & \text { US1_CS \#2 } \\ & \text { LEU0_RX \#3 } \\ & \text { I2C0_SCL \#5 } \end{aligned}$ | ```DBG_SWDIO #0/1/2/3 GPIO_EM4WU3``` |
| B11 | PF12 |  |  |  | USB_ID |  |
| B12 | USB_VBUS | USB 5.0 V VBUS input. |  |  |  |  |
| B13 | PF10 |  |  |  | U1_TX \#1 USB_DM |  |
| C1 | PA1 | LCD_SEG14 | EBI_AD10 \#0/1/2 | TIM0_CC1 \#0/1 | 12C0_SCL \#0 | CMU_CLK1 \#0 PRS_CH1 \#0 |
| C2 | PAO | LCD_SEG13 | EBI_AD09 \#0/1/2 | TIM0_CC0 \#0/1/4 | LEU0 RX \#4 I2C0_SDA \#0 | PRS_CHO \#0 GPIO_EM4WU0 |
| C3 | PE10 | LCD_SEG6 | EBI_AD02 \#0/1/2 | TIM1_CC0 \#1 | US0_TX \#0 | BOOT_TX |
| C4 | PD13 |  |  |  |  | ETM_TD1 \#1 |
| C5 | VSS | Ground. |  |  |  |  |
| C6 | IOVDD_0 | Digital IO power supply 0. |  |  |  |  |
| C7 | PF9 | LCD_SEG27 | EBI_REn \#1 |  |  | ETM_TD0 \#1 |
| C8 | VSS | Ground. |  |  |  |  |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| C9 | IOVDD_1 | Digital IO power supp |  |  |  |  |
| C10 | PF0 |  |  | TIMO_CCO \#5 LETIMO_OUT0 \#2 | US1_CLK \#2 LEU0 TX \#3 I2C0_SDA \#5 | $\begin{gathered} \text { DBG_SWCLK } \\ \# 0 / 1 / 2 / 3 \end{gathered}$ |
| C11 | PE4 | LCD_COMO | EBI_A11 \#0/1/2 |  | US0_CS \#1 |  |
| C12 | PC14 | $\begin{gathered} \text { ACMP1_CH6 } \\ \text { DAC0_OUT1ALT } \\ \text { \#2/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIM0_CDTI1 \#1/3 } \\ & \text { TIM1_CC1 \#0 } \\ & \text { PCNT0_S1IN \#0 } \end{aligned}$ | $\begin{gathered} \text { USO_CS \#3 U0_TX } \\ \# 3 \end{gathered}$ | LES_CH14 \#0 |
| C13 | PC15 | $\begin{gathered} \text { ACMP1_CH7 } \\ \text { DAC0_OUT1ALT } \\ \text { \#3/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{aligned} & \text { TIMO_CDTI2 \#1/3 } \\ & \text { TIM1_CC2 \#0 } \end{aligned}$ | $\begin{aligned} & \text { USO_CLK \#3 } \\ & \text { U0_RX \#3 } \end{aligned}$ | LES_CH15 \#0 DBG_SWO \#1 |
| D1 | PA3 | LCD_SEG16 | EBI_AD12 \#0/1/2 | TIMO_CDTIO \#0 | U0_TX \#2 | LES_ALTEX2 \#0 ETM_TD1 \#3 |
| D2 | PA2 | LCD_SEG15 | EBI_AD11 \#0/1/2 | TIMO_CC2 \#0/1 |  | $\begin{gathered} \text { CMU_CLKO \#0 } \\ \text { ETM_TDO \#3 } \end{gathered}$ |
| D3 | PB15 |  |  |  |  | ETM_TD2 \#1 |
| D11 | PE5 | LCD_COM1 | EBI_A12 \#0/1/2 |  | US0_CLK \#1 |  |
| D12 | PC12 | ACMP1_CH4 DAC0_OUT1ALT \#0/ OPAMP_OUT1ALT |  |  | U1_TX \#0 | CMU_CLK0 \#1 LES_CH12 \#0 |
| D13 | PC13 | ACMP1_CH5 DAC0_OUT1ALT \#1/ OPAMP_OUT1ALT |  | $\begin{gathered} \text { TIM0_CDTIO \#1/3 } \\ \text { TIM1_CC0 \#0 } \\ \text { TIM1_CC2 \#4 } \\ \text { PCNT0_SOIN \#0 } \end{gathered}$ | U1_RX \#0 | LES_CH13 \#0 |
| E1 | PA6 | LCD_SEG19 | EBI_AD15 \#0/1/2 |  | LEU1_RX \#1 | ETM_TCLK \#3 GPIO_EM4WU1 |
| E2 | PA5 | LCD_SEG18 | EBI_AD14 \#0/1/2 | TIM0_CDTI2 \#0 | LEU1_TX \#1 | LES_ALTEX4 \#0 ETM_TD3 \#3 |
| E3 | PA4 | LCD_SEG17 | EBI_AD13 \#0/1/2 | TIM0_CDTI1 \#0 | U0_RX \#2 | LES_ALTEX3 \#0 ETM_TD2 \#3 |
| E11 | PE6 | LCD_COM2 | EBI_A13 \#0/1/2 |  | US0_RX \#1 |  |
| E12 | PC10 | ACMP1_CH2 | EBI_A10 \#1/2 | TIM2_CC2 \#2 | US0_RX \#2 | LES_CH10 \#0 |
| E13 | PC11 | ACMP1_CH3 | EBI_ALE \#1/2 |  | US0_TX \#2 | LES_CH11 \#0 |
| F1 | PB0 | LCD_SEG32 | EBI_A16 \#0/1/2 | TIM1_CC0 \#2 |  |  |
| F2 | PB1 | LCD_SEG33 | EBI_A17 \#0/1/2 | TIM1_CC1 \#2 |  |  |
| F3 | PB2 | LCD_SEG34 | EBI_A18 \#0/1/2 | TIM1_CC2 \#2 |  |  |
| F11 | PE7 | LCD_COM3 | EBI_A14 \#0/1/2 |  | US0_TX \#1 |  |
| F12 | PC8 | ACMP1_CH0 | EBI_A15 \#0/1/2 | TIM2_CC0 \#2 | US0_CS \#2 | LES_CH8 \#0 |
| F13 | PC9 | ACMP1_CH1 | EBI_A09 \#1/2 | TIM2_CC1 \#2 | US0_CLK \#2 | LES_CH9 \#0 GPIO_EM4WU2 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| G1 | PB3 | $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | EBI_A19 \#0/1/2 | PCNT1_SOIN \#1 | US2_TX \#1 |  |
| G2 | PB4 | LCD_SEG21/ LCD_COM5 | EBI_A20 \#0/1/2 | PCNT1_S1IN \#1 | US2_RX \#1 |  |
| G3 | IOVDD_2 | Digital IO power supply 2. |  |  |  |  |
| G11 | PEO |  | EBI_A07 \#0/1/2 | $\begin{gathered} \text { TIM3_CC0\#1 } \\ \text { PCNT0_SOIN \#1 } \end{gathered}$ | $\begin{gathered} \text { UO_TX \#1 } \\ \text { I2C1_SDA \#2 } \end{gathered}$ |  |
| G12 | PE1 |  | EBI_A08 \#0/1/2 | TIM3 CC1 \#1 PCNT0_S1IN \#1 | $\begin{gathered} \text { U0_RX\#1 } \\ \text { 12C1_SCL \#2 } \end{gathered}$ |  |
| G13 | PE3 | BU_STAT | EBI_A10 \#0 |  | U1_RX \#3 | ACMP1_O \#1 |
| H1 | PB5 | $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | EBI_A21 \#0/1/2 |  | US2_CLK \#1 |  |
| H2 | PB6 | $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | EBI_A22 \#0/1/2 |  | US2_CS \#1 |  |
| H3 | vss | Ground. |  |  |  |  |
| H11 | VDD_DREG | Power supply for on-chip voltage regulator. |  |  |  |  |
| H12 | PE2 | BU_VOUT | EBI_A09 \#0 | TIM3_CC2 \#1 | U1_TX \#3 | ACMP0_O \#1 |
| H13 | PC7 | ACMPO_CH7 | EBI_A06 \#0/1/2 |  | LEU1_RX \#0 I2C0_SCL \#2 | LES_CH7 \#0 ETM_TDO \#2 |
| J1 | PD14 |  |  |  | 12C0_SDA \#3 |  |
| J2 | PD15 |  |  |  | 12C0_SCL \#3 |  |
| J3 | VSS | Ground. |  |  |  |  |
| J11 | IOVDD_3 | Digital IO power supply 3. |  |  |  |  |
| J12 | PC6 | ACMPO_CH6 | EBI_A05 \#0/1/2 |  | $\begin{aligned} & \text { LEU1_TX \#0 } \\ & \text { I2C0_SDA \#2 } \end{aligned}$ | LES_CH6 \#0 ETM_TCLK \#2 |
| J13 | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C_{\text {DECOUPLE }}$ is required at this pin. |  |  |  |  |
| K1 | PC0 | ACMPO_CH0 DACO_OUTOALT \#0/ OPAMP_OUTOALT | EBI_A23 \#0/1/2 | $\begin{gathered} \text { TIM0_CC1 \#4 } \\ \text { PCNTO_SOIN \#2 } \end{gathered}$ | $\begin{aligned} & \text { USO_TX\#5 } \\ & \text { US1_TX\#0 } \\ & \text { I2C0_SDA \#4 } \end{aligned}$ | $\begin{aligned} & \text { LES_CHO \#0 } \\ & \text { PRS_CH2 \#0 } \end{aligned}$ |
| K2 | PC1 | ACMP0_CH1 DACO_OUTOALT \#1/ OPAMP_OUTOALT | EBI_A24 \#0/1/2 | $\begin{gathered} \text { TIMO_CC2 \#4 } \\ \text { PCNT0_S1IN \#2 } \end{gathered}$ | USO RX \#5 US1_RX \#0 I2CO_SCL \#4 | LES_CH1 \#0 PRS_CH3 \#0 |
| K3 | IOVDD_4 | Digital IO power supply 4. |  |  |  |  |
| K11 | vSs | Ground. |  |  |  |  |
| K12 | vSs | Ground. |  |  |  |  |
| K13 | PD8 | BU_VIN |  |  |  | CMU_CLK1 \#1 |
| L1 | PC2 | ACMPO_CH2 DACO_OUTOALT \#2/ OPAMP_OUTOALT | EBI_A25 \#0/1/2 | TIMO_CDTIO \#4 | US2_TX \#0 | LES_CH2 \#0 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| L2 | PC3 | $\begin{gathered} \text { ACMPO_CH3 } \\ \text { DACO_OUTOALT } \\ \text { \#3/ } \\ \text { OPAMP_OUTOALT } \end{gathered}$ | EBI_NANDREn $\# 0 / 1 / 2$ | TIM0_CDTI1 \#4 | US2_RX \#0 | LES_CH3 \#0 |
| L3 | PA7 | LCD_SEG35 | EBI_CSTFT \#0/1/2 |  |  |  |
| L4 | IOVDD_5 | Digital IO power supply 5. |  |  |  |  |
| L5 | VSS | Ground. |  |  |  |  |
| L6 | VSS | Ground. |  |  |  |  |
| L7 | IOVDD_6 | Digital IO power supply 6. |  |  |  |  |
| L8 | PB9 |  | EBI_A03 \#0/1/2 |  | U1_TX \#2 |  |
| L9 | PB10 |  | EBI_A04 \#0/1/2 |  | U1_RX \#2 |  |
| L10 | PD0 | $\begin{gathered} \text { ADCO_CHO } \\ \text { DACO_OUTOALT } \\ \text { \#4/ } \\ \text { OPAMP_OUTOALT } \\ \text { OPAMP_OUT2 \#1 } \end{gathered}$ |  | PCNT2_SOIN \#0 | US1_TX \#1 |  |
| L11 | PD1 | $\begin{gathered} \text { ADC0_CH1 } \\ \text { DAC0_OUT1ALT } \\ \text { \#4/ } \\ \text { OPAMP_OUT1ALT } \end{gathered}$ |  | $\begin{gathered} \text { TIM0_CC0 \#3 } \\ \text { PCNT2_S1IN \#0 } \end{gathered}$ | US1_RX \#1 | DBG_SWO \#2 |
| L12 | PD4 | $\begin{aligned} & \text { ADC0_CH4 } \\ & \text { OPAMP_P2 } \end{aligned}$ |  |  | LEU0_TX \#0 | ETM_TD2 \#0/2 |
| L13 | PD7 | $\begin{aligned} & \text { ADC0_CH7 } \\ & \text { DAC0_N1 / } \\ & \text { OPAMP_N1 } \end{aligned}$ |  | TIM1_CC1 \#4 LETIM0_OUT1 \#0 PCNT0_S1IN \#3 | $\begin{aligned} & \text { US1_TX \#2 } \\ & \text { I2C0_SCL \#1 } \end{aligned}$ | CMU_CLK0 \#2 LES_ALTEX1 \#0 ACMP1_O \#2 ETM_TCLK \#0 |
| M1 | PB7 | LFXTAL_P |  | TIM1_CC0 \#3 | $\begin{aligned} & \text { USO_TX \#4 } \\ & \text { US1_CLK \#0 } \end{aligned}$ |  |
| M2 | PC4 | $\begin{aligned} & \text { ACMPO_CH4 } \\ & \text { DAC0_P0 / } \\ & \text { OPAMP_PO } \end{aligned}$ | EBI_A26 \#0/1/2 | $\begin{gathered} \text { TIM0_CDTI2 \#4 LE- } \\ \text { TIM0_OUT0 \#3 } \\ \text { PCNT1_SOIN \#0 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { US2_CLK \#0 } \\ & \text { I2C1_SDA \#0 } \end{aligned}$ | LES_CH4 \#0 |
| M3 | PA8 | LCD_SEG36 | EBI_DCLK \#0/1/2 | TIM2_CCO \#0 |  |  |
| M4 | PA10 | LCD_SEG38 | EBI_VSNC \#0/1/2 | TIM2_CC2 \#0 |  |  |
| M5 | PA13 | LCD_BCAP_N | EBI_A01 \#0/1/2 | TIM2_CC1 \#1 |  |  |
| M6 | PA14 | LCD_BEXT | EBI_A02 \#0/1/2 | TIM2_CC2 \#1 |  |  |
| M7 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |  |  |  |
| M8 | AVSS_1 | Analog ground 1. |  |  |  |  |
| M9 | AVDD_2 | Analog power supply 2. |  |  |  |  |
| M10 | AVDD_1 | Analog power supply 1. |  |  |  |  |
| M11 | AVSS_0 | Analog ground 0 . |  |  |  |  |
| M12 | PD3 | $\begin{aligned} & \text { ADC0_CH3 } \\ & \text { OPAMP_N2 } \end{aligned}$ |  | TIM0_CC2 \#3 | US1_CS \#1 | ETM_TD1 \#0/2 |


| BGA120 Pin\# and Name |  | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin \# | Pin Name | Analog | EBI | Timers | Communication | Other |
| M13 | PD6 | $\begin{aligned} & \text { ADC0_CH6 } \\ & \text { DAC0_P1 / } \\ & \text { OPAMP_P1 } \end{aligned}$ |  | $\begin{aligned} & \text { TIM1_CC0 \#4 LE- } \\ & \text { TIMO_OUT0 \#0 } \\ & \text { PCNT0_SOIN \#3 } \end{aligned}$ | $\begin{gathered} \text { US1_RX \#2 } \\ \text { I2C0_SDA \#1 } \end{gathered}$ | LES ALTEXO \#0 ACMPO_O \#2 ETM_TDO \#0 |
| N1 | PB8 | LFXTAL_N |  | TIM1_CC1 \#3 | $\begin{aligned} & \text { USO_RX \#4 } \\ & \text { US1_CS \#0 } \end{aligned}$ |  |
| N2 | PC5 | $\begin{aligned} & \text { ACMPO_CH5 } \\ & \text { DAC0_N0 / } \\ & \text { OPAMP_N0 } \end{aligned}$ | EBI_NANDWEn $\# 0 / 1 / 2$ | LETIMO_OUT1 \#3 PCNT1_S1IN \#0 | $\begin{gathered} \text { US2_CS \#0 } \\ \text { I2C1_SCL \#0 } \end{gathered}$ | LES_CH5 \#0 |
| N3 | PA9 | LCD_SEG37 | EBI_DTEN \#0/1/2 | TIM2_CC1 \#0 |  |  |
| N4 | PA11 | LCD_SEG39 | EBI_HSNC \#0/1/2 |  |  |  |
| N5 | PA12 | LCD_BCAP_P | EBI_A00 \#0/1/2 | TIM2_CCO \#1 |  |  |
| N6 | PB11 | DAC0_OUTO / OPAMP_OUT0 |  | $\begin{gathered} \text { TIM1_CC2 \#3 LE- } \\ \text { TIMO_OUT0 \#1 } \end{gathered}$ | I2C1_SDA \#1 |  |
| N7 | PB12 | DAC0_OUT1/ OPAMP_OUT1 |  | LETIM0_OUT1 \#1 | I2C1_SCL \#1 |  |
| N8 | AVSS_2 | Analog ground 2. |  |  |  |  |
| N9 | PB13 | HFXTAL_P |  |  | US0_CLK \#4/5 LEU0_TX \#1 |  |
| N10 | PB14 | HFXTAL_N |  |  | USO CS \#4/5 LEUO_RX \#1 |  |
| N11 | AVDD_0 | Analog power supply 0. |  |  |  |  |
| N12 | PD2 | ADC0_CH2 | EBI_A27 \#0/1/2 | TIM0_CC1 \#3 | USB_DMPU \#0 US1_CLK \#1 | DBG_SWO \#3 |
| N13 | PD5 | $\begin{gathered} \text { ADC0_CH5 } \\ \text { OPAMP_OUT2 \#0 } \end{gathered}$ |  |  | LEU0_RX \#0 | ETM_TD3 \#0/2 |

### 5.21.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 5.62. Alternate functionality overview

| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMPO_CH0 | PC0 |  |  |  |  |  |  | Analog comparator ACMP0, channel 0. |
| ACMP0_CH1 | PC1 |  |  |  |  |  |  | Analog comparator ACMP0, channel 1. |
| ACMPO_CH2 | PC2 |  |  |  |  |  |  | Analog comparator ACMP0, channel 2. |
| ACMPO_CH3 | PC3 |  |  |  |  |  |  | Analog comparator ACMP0, channel 3. |
| ACMP0_CH4 | PC4 |  |  |  |  |  |  | Analog comparator ACMP0, channel 4. |
| ACMPO_CH5 | PC5 |  |  |  |  |  |  | Analog comparator ACMP0, channel 5. |
| ACMP0_CH6 | PC6 |  |  |  |  |  |  | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 |  |  |  |  |  |  | Analog comparator ACMP0, channel 7. |
| ACMPO_O | PE13 | PE2 | PD6 |  |  |  |  | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 |  |  |  |  |  |  | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 |  |  |  |  |  |  | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 |  |  |  |  |  |  | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 |  |  |  |  |  |  | Analog comparator ACMP1, channel 3. |
| ACMP1_CH4 | PC12 |  |  |  |  |  |  | Analog comparator ACMP1, channel 4. |
| ACMP1_CH5 | PC13 |  |  |  |  |  |  | Analog comparator ACMP1, channel 5. |
| ACMP1_CH6 | PC14 |  |  |  |  |  |  | Analog comparator ACMP1, channel 6. |
| ACMP1_CH7 | PC15 |  |  |  |  |  |  | Analog comparator ACMP1, channel 7. |
| ACMP1_O | PF2 | PE3 | PD7 |  |  |  |  | Analog comparator ACMP1, digital output. |
| ADCO_CH0 | PD0 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 0 . |
| ADC0_CH1 | PD1 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 |  |  |  |  |  |  | Analog to digital converter ADC0, input channel number 6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ADC0_CH7 | PD7 |  |  |  |  |  |  | Analog to digital converter ADCO, input channel number 7. |
| BOOT_RX | PE11 |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | PE10 |  |  |  |  |  |  | Bootloader TX. |
| BU_STAT | PE3 |  |  |  |  |  |  | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 |  |  |  |  |  |  | Battery input for Backup Power Domain |
| BU_VOUT | PE2 |  |  |  |  |  |  | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | PC12 | PD7 |  |  |  |  | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 |  |  |  |  | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| DACO_OUTO / OPAMP_OUTO | PB11 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUTO /OPAMP output channel number 0 . |
| DACO_OUTOALT / OPAMP_OUTOALT | PC0 | PC1 | PC2 | PC3 | PD0 |  |  | Digital to Analog Converter DAC0_OUTOALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 |  |  |  |  |  |  | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DACO_OUT1ALT / OPAMP_OUT1ALT | PC12 | PC13 | PC14 | PC15 | PD1 |  |  | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 |  |  |  |  |  | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 |  |  |  | Debug-interface Serial Wire clock input. <br> Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 |  |  |  | Debug-interface Serial Wire data input / output. <br> Note that this function is enabled to pin out of reset, and has a built-in pull up. |
| DBG_SWO | PF2 | PC15 | PD1 | PD2 |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 |  |  |  |  | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 |  |  |  |  | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 |  |  |  |  | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 |  |  |  |  | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 |  |  |  |  | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 |  |  |  |  | External Bus Interface (EBI) address output pin 05. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_A06 | PC7 | PC7 | PC7 |  |  |  |  | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 |  |  |  |  | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 |  |  |  |  | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 |  |  |  |  | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 |  |  |  |  | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 |  |  |  |  | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 |  |  |  |  | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 |  |  |  |  | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 |  |  |  |  | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 |  |  |  |  | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 |  |  |  |  | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 |  |  |  |  | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 |  |  |  |  | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 |  |  |  |  | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 |  |  |  |  | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 |  |  |  |  | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 |  |  |  |  | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 |  |  |  |  | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 |  |  |  |  | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 |  |  |  |  | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 |  |  |  |  | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 |  |  |  |  | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07 | PE15 | PE15 | PE15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08 | PA15 | PA15 | PA15 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 08. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| EBI_AD09 | PAO | PA0 | PAO |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10 | PA1 | PA1 | PA1 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11 | PA2 | PA2 | PA2 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12 | PA3 | PA3 | PA3 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13 | PA4 | PA4 | PA4 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14 | PA5 | PA5 | PA5 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15 | PA6 | PA6 | PA6 |  |  |  |  | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE | PF3 | PC11 | PC11 |  |  |  |  | External Bus Interface (EBI) Address Latch Enable output. |
| EBI_ARDY | PF2 | PF2 | PF2 |  |  |  |  | External Bus Interface (EBI) Hardware Ready Control input. |
| EBI_BLO | PF6 | PF6 | PF6 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 0. |
| EBI_BL1 | PF7 | PF7 | PF7 |  |  |  |  | External Bus Interface (EBI) Byte Lane/Enable pin 1. |
| EBI_CSO | PD9 | PD9 | PD9 |  |  |  |  | External Bus Interface (EBI) Chip Select output 0. |
| EBI_CS1 | PD10 | PD10 | PD10 |  |  |  |  | External Bus Interface (EBI) Chip Select output 1. |
| EBI_CS2 | PD11 | PD11 | PD11 |  |  |  |  | External Bus Interface (EBI) Chip Select output 2. |
| EBI_CS3 | PD12 | PD12 | PD12 |  |  |  |  | External Bus Interface (EBI) Chip Select output 3. |
| EBI_CSTFT | PA7 | PA7 | PA7 |  |  |  |  | External Bus Interface (EBI) Chip Select output TFT. |
| EBI_DCLK | PA8 | PA8 | PA8 |  |  |  |  | External Bus Interface (EBI) TFT Dot Clock pin. |
| EBI_DTEN | PA9 | PA9 | PA9 |  |  |  |  | External Bus Interface (EBI) TFT Data Enable pin. |
| EBI_HSNC | PA11 | PA11 | PA11 |  |  |  |  | External Bus Interface (EBI) TFT Horizontal Synchronization pin. |
| EBI_NANDREn | PC3 | PC3 | PC3 |  |  |  |  | External Bus Interface (EBI) NAND Read Enable output. |
| EBI_NANDWEn | PC5 | PC5 | PC5 |  |  |  |  | External Bus Interface (EBI) NAND Write Enable output. |
| EBI_REn | PF5 | PF9 | PF5 |  |  |  |  | External Bus Interface (EBI) Read Enable output. |
| EBI_VSNC | PA10 | PA10 | PA10 |  |  |  |  | External Bus Interface (EBI) TFT Vertical Synchronization pin. |
| EBI_WEn | PF4 | PF8 | PF4 |  |  |  |  | External Bus Interface (EBI) Write Enable output. |
| ETM_TCLK | PD7 | PF8 | PC6 | PA6 |  |  |  | Embedded Trace Module ETM clock |
| ETM_TD0 | PD6 | PF9 | PC7 | PA2 |  |  |  | Embedded Trace Module ETM data 0. |
| ETM_TD1 | PD3 | PD13 | PD3 | PA3 |  |  |  | Embedded Trace Module ETM data 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ETM_TD2 | PD4 | PB15 | PD4 | PA4 |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | PD5 | PF3 | PD5 | PA5 |  |  |  | Embedded Trace Module ETM data 3. |
| GPIO_EM4WU0 | PA0 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | PA6 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU2 | PC9 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU3 | PF1 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | PF2 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU5 | PE13 |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| HFXTAL_N | PB14 |  |  |  |  |  |  | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P | PB13 |  |  |  |  |  |  | High Frequency Crystal positive pin. |
| I2C0_SCL | PA1 | PD7 | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output. |
| I2C0_SDA | PA0 | PD6 | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output. |
| I2C1_SCL | PC5 | PB12 | PE1 |  |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA | PC4 | PB11 | PE0 |  |  |  |  | I2C1 Serial Data input / output. |
| LCD_BCAP_N | PA13 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BCAP_P | PA12 |  |  |  |  |  |  | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P. |
| LCD_BEXT | PA14 |  |  |  |  |  |  | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS. <br> An external LCD voltage may also be applied to this pin if the booster is not enabled. <br> If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0 | PE4 |  |  |  |  |  |  | LCD driver common line number 0 . |
| LCD_COM1 | PE5 |  |  |  |  |  |  | LCD driver common line number 1. |
| LCD_COM2 | PE6 |  |  |  |  |  |  | LCD driver common line number 2. |
| LCD_COM3 | PE7 |  |  |  |  |  |  | LCD driver common line number 3. |
| LCD_SEG0 | PF2 |  |  |  |  |  |  | LCD segment line 0 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG1 | PF3 |  |  |  |  |  |  | LCD segment line 1 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG2 | PF4 |  |  |  |  |  |  | LCD segment line 2 . Segments $0,1,2$ and 3 are controlled by SEGENO. |
| LCD_SEG3 | PF5 |  |  |  |  |  |  | LCD segment line 3 . Segments $0,1,2$ and 3 are controlled by SEGENO. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG4 | PE8 |  |  |  |  |  |  | LCD segment line 4 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG5 | PE9 |  |  |  |  |  |  | LCD segment line 5 . Segments 4, 5, 6 and 7 are controlled by SEGEN1. |
| LCD_SEG6 | PE10 |  |  |  |  |  |  | LCD segment line 6 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG7 | PE11 |  |  |  |  |  |  | LCD segment line 7 . Segments $4,5,6$ and 7 are controlled by SEGEN1. |
| LCD_SEG8 | PE12 |  |  |  |  |  |  | LCD segment line 8 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG9 | PE13 |  |  |  |  |  |  | LCD segment line 9 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG10 | PE14 |  |  |  |  |  |  | LCD segment line 10 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG11 | PE15 |  |  |  |  |  |  | LCD segment line 11 . Segments $8,9,10$ and 11 are controlled by SEGEN2. |
| LCD_SEG12 | PA15 |  |  |  |  |  |  | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG13 | PAO |  |  |  |  |  |  | LCD segment line 13 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG14 | PA1 |  |  |  |  |  |  | LCD segment line 14 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG15 | PA2 |  |  |  |  |  |  | LCD segment line 15 . Segments 12, 13, 14 and 15 are controlled by SEGEN3. |
| LCD_SEG16 | PA3 |  |  |  |  |  |  | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG17 | PA4 |  |  |  |  |  |  | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG18 | PA5 |  |  |  |  |  |  | LCD segment line 18 . Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| LCD_SEG19 | PA6 |  |  |  |  |  |  | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4. |
| $\begin{aligned} & \text { LCD_SEG20/ } \\ & \text { LCD_COM4 } \end{aligned}$ | PB3 |  |  |  |  |  |  | LCD segment line 20 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| $\begin{aligned} & \text { LCD_SEG21/ } \\ & \text { LCD_COM5 } \end{aligned}$ | PB4 |  |  |  |  |  |  | LCD segment line 21 . Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| $\begin{aligned} & \text { LCD_SEG22/ } \\ & \text { LCD_COM6 } \end{aligned}$ | PB5 |  |  |  |  |  |  | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| $\begin{aligned} & \text { LCD_SEG23/ } \\ & \text { LCD_COM7 } \end{aligned}$ | PB6 |  |  |  |  |  |  | LCD segment line 23 . Segments $20,21,22$ and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24 | PF6 |  |  |  |  |  |  | LCD segment line 24 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LCD_SEG25 | PF7 |  |  |  |  |  |  | LCD segment line 25 . Segments 24, 25, 26 and 27 are controlled by SEGEN6. |
| LCD_SEG26 | PF8 |  |  |  |  |  |  | LCD segment line 26 . Segments 24, 25, 26 and 27 are controlled by SEGEN6. |
| LCD_SEG27 | PF9 |  |  |  |  |  |  | LCD segment line 27 . Segments $24,25,26$ and 27 are controlled by SEGEN6. |
| LCD_SEG28 | PD9 |  |  |  |  |  |  | LCD segment line 28 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29 | PD10 |  |  |  |  |  |  | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30 | PD11 |  |  |  |  |  |  | LCD segment line 30 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31 | PD12 |  |  |  |  |  |  | LCD segment line 31 . Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32 | PB0 |  |  |  |  |  |  | LCD segment line 32 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33 | PB1 |  |  |  |  |  |  | LCD segment line 33 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34 | PB2 |  |  |  |  |  |  | LCD segment line 34 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35 | PA7 |  |  |  |  |  |  | LCD segment line 35 . Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36 | PA8 |  |  |  |  |  |  | LCD segment line 36 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG37 | PA9 |  |  |  |  |  |  | LCD segment line 37 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG38 | PA10 |  |  |  |  |  |  | LCD segment line 38 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG39 | PA11 |  |  |  |  |  |  | LCD segment line 39 . Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LES_ALTEX0 | PD6 |  |  |  |  |  |  | LESENSE alternate exite output 0 . |
| LES_ALTEX1 | PD7 |  |  |  |  |  |  | LESENSE alternate exite output 1. |
| LES_ALTEX2 | PA3 |  |  |  |  |  |  | LESENSE alternate exite output 2. |
| LES_ALTEX3 | PA4 |  |  |  |  |  |  | LESENSE alternate exite output 3. |
| LES_ALTEX4 | PA5 |  |  |  |  |  |  | LESENSE alternate exite output 4. |
| LES_ALTEX5 | PE11 |  |  |  |  |  |  | LESENSE alternate exite output 5. |
| LES_ALTEX6 | PE12 |  |  |  |  |  |  | LESENSE alternate exite output 6. |
| LES_ALTEX7 | PE13 |  |  |  |  |  |  | LESENSE alternate exite output 7. |
| LES_CH0 | PC0 |  |  |  |  |  |  | LESENSE channel 0. |
| LES_CH1 | PC1 |  |  |  |  |  |  | LESENSE channel 1. |
| LES_CH2 | PC2 |  |  |  |  |  |  | LESENSE channel 2. |
| LES_CH3 | PC3 |  |  |  |  |  |  | LESENSE channel 3. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LES_CH4 | PC4 |  |  |  |  |  |  | LESENSE channel 4. |
| LES_CH5 | PC5 |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | PC6 |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | PC7 |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | PC8 |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | PC9 |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | PC10 |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | PC11 |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | PC12 |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | PC13 |  |  |  |  |  |  | LESENSE channel 13. |
| LES_CH14 | PC14 |  |  |  |  |  |  | LESENSE channel 14. |
| LES_CH15 | PC15 |  |  |  |  |  |  | LESENSE channel 15. |
| LETIMO_OUT0 | PD6 | PB11 | PF0 | PC4 |  |  |  | Low Energy Timer LETIM0, output channel 0. |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 |  |  |  | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PAO |  |  | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 |  |  | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 |  |  |  |  |  | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 |  |  |  |  |  | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 |  |  |  |  |  |  | Low Frequency Crystal (typically 32.768 kHz ) positive pin. |
| PCNTO_SOIN | PC13 | PE0 | PC0 | PD6 |  |  |  | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 |  |  |  | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 |  |  |  |  |  | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 |  |  |  |  |  | Pulse Counter PCNT1 input number 1. |
| PCNT2_SOIN | PD0 | PE8 |  |  |  |  |  | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 |  |  |  |  |  | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PAO | PF3 |  |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 |  |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| TIMO_CC0 | PAO | PA0 | PF6 | PD1 | PA0 | PF0 |  | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 |  | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 |  | Timer 0 Capture Compare input / output channel 2. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| TIMO_CDTIO | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 |  | Timer 0 Complimentary Deat Time Insertion channel 0 . |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 |  | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 |  | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 |  |  | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 |  |  | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 |  |  | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 |  |  |  |  | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 |  |  |  |  | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 |  |  |  |  | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 |  |  |  |  |  | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 |  |  |  | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 |  |  |  | UARTO Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | PF11 | PB10 | PE3 |  |  |  | UART1 Receive input. |
| U1_TX | PC12 | PF10 | PB9 | PE2 |  |  |  | UART1 Transmit output. Also used as receive input in half duplex communication. |
| USO_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 |  | USART0 clock input / output. |
| USO_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 |  | USART0 chip select input / output. |
| USO_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 |  | USART0 Asynchronous Receive. <br> USART0 Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | PE10 | PE7 | PC11 | PE13 | PB7 | PC0 |  | USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | PB7 | PD2 | PF0 |  |  |  |  | USART1 clock input / output. |
| US1_CS | PB8 | PD3 | PF1 |  |  |  |  | USART1 chip select input / output. |
| US1_RX | PC1 | PD1 | PD6 |  |  |  |  | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |
| US1_TX | PC0 | PD0 | PD7 |  |  |  |  | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK | PC4 | PB5 |  |  |  |  |  | USART2 clock input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Functionality | 0 |  |  |  |  |  | 1 | 2 |

### 5.21.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32GG995 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0 .

Table 5.63. GPIO Pinout

| Port | $\begin{aligned} & \text { Pin } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { Pin } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & 13 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { Pin } \\ & 10 \end{aligned}$ | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | PC15 | PC14 | PC13 | PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |

### 5.21.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG995 is shown in the following figure.


Figure 5.42. Opamp Pinout

## 6. BGA112 Package Specifications

### 6.1 BGA112 Package Dimensions



Figure 6.1. BGA112

## Note:

1. The dimensions in parenthesis are reference.
2. Datum ' $C$ ' and seating plane are defined by the crown of the solder balls.
3. All dimensions are in millimeters.
6.2 BGA112 PCB Layout


Figure 6.2. BGA112 PCB Land Pattern

Table 6.1. BGA112 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.35 |
| b | 0.80 |
| d | 8.00 |
| e | 8.00 |



Figure 6.3. BGA112 PCB Solder Mask

Table 6.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.48 |
| b | 0.80 |
| d | 8.00 |
| e | 8.00 |



Figure 6.4. BGA112 PCB Stencil Design

Table 6.3. BGA112 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.33 |
| b | 0.80 |
| d | 8.00 |
| e | 8.00 |

## Note:

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm .
6. For detailed pin-positioning, see Pin Definitions.

### 6.3 BGA112 Package Marking

In the illustration below package fields and position are shown.


Figure 6.5. Example Chip Marking (Top View)

## 7. BGA120 Package Specifications

### 7.1 BGA120 Package Dimensions



Figure 7.1. BGA120

## Note:

1. The dimensions in parenthesis are reference.
2. Datum " C " and seating plane are defined by the crown of the soldier balls.
3. All dimensions are in millimeters.

### 7.2 BGA120 PCB Layout



Figure 7.2. BGA120 PCB Land Pattern

Table 7.1. BGA120 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.25 |
| b | 0.50 |
| d | 6.00 |
| e | 6.00 |



Figure 7.3. BGA120 PCB Solder Mask

Table 7.2. BGA120 PCB Solder Mask Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.35 |
| b | 0.50 |
| d | 6.00 |
| e | 6.00 |



Figure 7.4. BGA120 PCB Stencil Design

Table 7.3. BGA120 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 0.25 |
| b | 0.50 |
| d | 6.00 |
| e | 6.00 |

## Note:

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm .
6. For detailed pin-positioning, see Pin Definitions.

### 7.3 BGA120 Package Marking

In the illustration below package fields and position are shown.


Figure 7.5. Example Chip Marking (Top View)

## 8. LQFP100 Package Specifications

### 8.1 LQFP100 Package Dimensions



Figure 8.1. LQFP100

## Note:

1. Datum ' $T$ ', ' $U$ ' and ' $Z$ ' to be determined at datum plane ' $H$ '
2. Datum ' $D$ ' and ' $E$ ' to be determined at seating plane datum ' $Y$ '.
3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum ' b ' dimension by more than 0.08 mm . Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm .
5. Exact shape of each corner is optional.

Table 8.1. LQFP100 (Dimensions in mm)

|  |  | SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: | :---: | :---: |
| total thi |  | A | - | - | 1.6 |
| stand |  | A1 | 0.05 | - | 0.15 |
| mold thi |  | A2 | 1.35 | 1.4 | 1.45 |
| lead width |  | b | 0.17 | 0.2 | 0.27 |
| lead |  | b1 | 0.17 | - | 0.23 |
| L/F thickness |  | c | 0.09 | - | 0.2 |
| lead thic |  | c1 | 0.09 | - | 0.16 |
|  | x | D |  | 16 BSC |  |
|  | y | E |  | 16 BSC |  |
|  | x | D1 |  | 14 BSC |  |
|  | y | E1 |  | 14 BSC |  |
| lead |  | e |  | 0.5 BSC |  |
|  |  | L | 0.45 | 0.6 | 0.75 |
| footp |  | L1 |  | 1 REF |  |
|  |  | $\theta$ | $0^{\circ}$ | $3.5{ }^{\circ}$ | $7^{\circ}$ |
|  |  | $\theta 1$ | $0^{\circ}$ | - | - |
|  |  | $\theta 2$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
|  |  | $\theta 3$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
|  |  | R1 | 0.08 | - | - |
|  |  | R1 | 0.08 | - | 0.2 |
|  |  | S | 0.2 | - | - |
| package edge tolerance |  | aaa | 0.2 |  |  |
| lead edge tolerance |  | bbb | 0.2 |  |  |
| coplanarity |  | ccc | 0.08 |  |  |
| lead offset |  | ddd | 0.08 |  |  |
| mold flatness |  | eee | 0.05 |  |  |

The LQFP100 Package uses Nickel-Palladium-Gold preplated leadframe.
All EFM32 packages are RoHS compliant and free of Bromine ( Br ) and Antimony (Sb).
For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

### 8.2 LQFP100 PCB Layout



Figure 8.2. LQFP100 PCB Land Pattern

Table 8.2. LQFP100 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. $(\mathrm{mm})$ | Symbol | Pin Number | Symbol | Pin Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| a | 1.45 | P1 | 1 | P6 | 75 |
| b | 0.30 | P2 | 25 | P7 | 76 |
| c | 0.50 | P3 | 26 | P8 | 100 |
| d | 15.40 | P4 | 50 |  |  |
| e 15.40 | P5 | 51 |  |  |  |



Figure 8.3. LQFP100 PCB Solder Mask

Table 8.3. LQFP100 PCB Solder Mask Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 1.57 |
| b | 0.42 |
| c | 0.50 |
| d | 15.40 |
| e | 15.40 |



Figure 8.4. LQFP100 PCB Stencil Design

Table 8.4. LQFP100 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 1.35 |
| b | 0.20 |
| c | 0.50 |
| d | 15.40 |
| e | 15.40 |

## Note:

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm .
6. For detailed pin-positioning, see Pin Definitions.

### 8.3 LQFP100 Package Marking

In the illustration below package fields and position are shown.


Figure 8.5. Example Chip Marking (Top View)

## 9. TQFP64 Package Specifications

### 9.1 TQFP64 Package Dimensions



Figure 9.1. TQFP64

## Note:

1. All dimensions \& tolerancing confirm to ASME Y14.5M-1994.
2. The top package body size may be smaller than the bottom package body size.
3. Datum 'A,B', and 'B' to be determined at datum plane 'H'.
4. To be determined at seating place ' C '.
5. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 mm per side. 'D1' and 'E1' are maximum plastic body size dimension including mold mismatch. Dimension 'D1' and 'E1' shall be determined at datum plane ' H '.
6. Detail of Pin 1 indicatifier are option all but must be located within the zone indicated.
7. Dimension ' b ' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm . Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm .
8. Exact shape of each corner is optional.
9. These dimension apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
10. All dimensions are in millimeters.

Table 9.1. QFP64 (Dimensions in mm)

| DIM | MIN | NOM | MAX | DIM | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | - | 1.10 | 1.20 | L1 | - |  |  |
| A1 | 0.05 | - | 0.15 | R1 | 0.08 | - | - |
| A2 | 0.95 | 1.00 | 1.05 | R2 | 0.08 | - | 0.20 |
| b | 0.17 | 0.22 | 0.27 | S | 0.20 | - | - |
| b1 | 0.17 | 0.20 | 0.23 | $\theta$ | $0^{\circ}$ | $3.5{ }^{\circ}$ | $7^{\circ}$ |
| c | 0.09 | - | 0.20 | $\theta 1$ | $0^{\circ}$ | - | - |
| C1 | 0.09 | - | 0.16 | $\theta 2$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| D | 12.0 BSC |  |  | $\theta 3$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| D1 | 10.0 BSC |  |  |  |  |  |  |
| e | 0.50 BSC |  |  |  |  |  |  |
| E | 12.0 BSC |  |  |  |  |  |  |
| E1 | 10.0 BSC |  |  |  |  |  |  |
| L | 0.45 | 0.60 | 0.75 |  |  |  |  |

The TQFP64 Package is 10 by 10 mm in size and has a 0.5 mm pin pitch.
The TQFP64 Package uses Nickel-Palladium-Gold preplated leadframe.
All EFM32 packages are RoHS compliant and free of Bromine ( Br ) and Antimony (Sb).
For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

### 9.2 TQFP64 PCB Layout



Figure 9.2. TQFP64 PCB Land Pattern

Table 9.2. TQFP64 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. $(\mathrm{mm})$ | Symbol | Pin Number | Symbol | Pin Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| a | 1.60 | P1 | 1 | P6 | 48 |
| b | 0.30 | P2 | 16 | P7 | 49 |
| c | 0.50 | P3 | 17 | P8 | 64 |
| d | 11.50 | P4 | 32 |  |  |
| e | 11.50 | P5 | 33 |  |  |



Figure 9.3. TQFP64 PCB Solder Mask

Table 9.3. TQFP64 PCB Solder Mask Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 1.72 |
| b | 0.42 |
| c | 0.50 |
| d | 11.50 |
| e | 11.50 |



Figure 9.4. TQFP64 PCB Stencil Design

Table 9.4. TQFP64 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
| :---: | :---: |
| a | 1.50 |
| b | 0.20 |
| c | 0.50 |
| d | 11.50 |
| e | 11.50 |

## Note:

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm .
6. For detailed pin-positioning, see Pin Definitions.

### 9.3 TQFP64 Package Marking

In the illustration below package fields and position are shown.


Figure 9.5. Example Chip Marking (Top View)

## 10. QFN64 Package Specifications

### 10.1 QFN64 Package Dimensions



Figure 10.1. QFN64

## Note:

1. Dimensioning \& tolerancing confirm to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.

5 . Radius on terminal is optional.

Table 10.1. QFN64 (Dimensions in mm)

| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| A | 0.80 | 0.85 | 0.90 |
| A1 | 0.00 | - | 0.05 |
| A3 | 0.203 REF |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D | 9.00 BSC |  |  |
| E | 9.00 BSC |  |  |
| D2 | 7.10 | 7.20 | 7.30 |
| E2 | 7.10 | 7.20 | 7.30 |
| e | 0.50 BSC |  |  |
| L | 0.40 | 0.45 | 0.50 |
| L1 | 0.00 | - | 0.10 |
| aaa | 0.10 |  |  |
| bbb | 0.10 |  |  |
| CCC | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |

The QFN64 Package uses Nickel-Palladium-Gold preplated leadframe.
All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).
For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.


Figure 10.2. QFN64 PCB Land Pattern

Table 10.2. QFN64 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) | Symbol | Pin Number | Symbol | Pin Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| a | 0.85 | P1 | 1 | P8 | 64 |
| b | 0.30 | P2 | 16 | P9 | 65 |
| c | 0.50 | P3 | 17 |  |  |
| d | 8.90 | P4 | 32 |  |  |
| e | 8.90 | P5 | 33 |  |  |
| f | 7.20 | P6 | 48 |  |  |
| g | 7.20 | P7 | 49 |  |  |



Figure 10.3. QFN64 PCB Solder Mask

Table 10.3. QFN64 PCB Solder Mask Dimensions (Dimensions in mm)

| Symbol | Dim. $(\mathrm{mm})$ | Symbol | Dim. $(\mathrm{mm})$ |
| :---: | :---: | :---: | :---: |
| a | 0.97 | e | 8.90 |
| b | 0.42 | f | 7.32 |
| c | 0.50 | g | 7.32 |


| Symbol | Dim. (mm) | Symbol | Dim. (mm) |
| :---: | :---: | :---: | :---: |
| d | 8.90 | - | - |



Figure 10.4. QFN64 PCB Stencil Design

Table 10.4. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) | Symbol | Dim. (mm) |
| :---: | :---: | :---: | :---: |
| a | 0.75 | e | 8.90 |
| b | 0.22 | x | 2.70 |
| c | 0.50 | y | 2.70 |
| d | 8.90 | z | 0.80 |

## Note:

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm .
6. For detailed pin-positioning, see Pin Definitions.

### 10.3 QFN64 Package Marking

In the illustration below package fields and position are shown.


Figure 10.5. Example Chip Marking (Top View)

## 11. Wafer Specifications

### 11.1 Bonding Instructions

All pads should be bonded out, with the exception of the pads labeled "NC" and listed as "Do not connect" in Padout. Gold bond wires are recommended for these devices.

All three voltage regulator output decouple pads (DEC_0, DEC_1, DEC_2) must be bonded out and electrically connected on the PCB. In the packaged devices, these three pads are all bonded to a single DECOUPLE pin.

If the USB feature of EFM32GG900 will be used, all of the USB pads must be bonded out, and

- both USB_VREGO_0 and USB_VREGO_1 must be bonded out and electrically connected on the PCB. In the packaged devices, these two pads are both bonded to a single USB_VREGO pin.
- both USB_VREGI_0 and USB_VREGI_1 must be bonded out and electrically connected on the PCB. In the packaged devices, these two pads are both bonded to a single USB_VREGI pin.


### 11.2 Wafer Description

Table 11.1. Wafer and Die Information

| Parameter | Value |
| :---: | :---: |
| Device Family | EFM32GG (Giant Gecko) |
| Wafer Diameter | 8 in |
| Die Dimensions (Outer edge of seal ring) | Contact Sales for information |
| Wafer Thickness (No backgrind) | $725 \mu \mathrm{~m} \pm 15 \mu \mathrm{~m}(28.54 \mathrm{mil} \pm 1 \mathrm{mil})$ |
| Wafer Identification | Notch |
| Scribe Street Width | $80 \mu \mathrm{~m}$ |
| Die Per Wafer ${ }^{1}$ | Contact sales for information |
| Passivation | Standard |
| Wafer Packaging Detail | Wafer Jar |
| Bond Pad Dimensions | $65 \mu \mathrm{~m}$ (parallel to die edge) $\times 66 \mu \mathrm{~m}$ |
| Bond Pad Pitch Minimum | $78 \mu \mathrm{~m}$ |
| Maximum Processing Temperature | $250^{\circ} \mathrm{C}$ |
| Electronic Die Map Format | .txt |
| Note: <br> 1. This is the Expected Known Good Die yielded per wafer and represents the batch order quantity (one wafer). |  |

### 11.2.1 Environmental

Bare silicon die are susceptible to mechanical damage and may be sensitive to light. When bare die must be used in an environment exposed to light, it may be necessary to cover the top and sides with an opaque material.

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

### 11.3 Wafer Storage Guidelines

It is necessary to conform to appropriate wafer storage practices to avoid product degradation or contamination.

- Wafers may be stored for up to 18 months in the original packaging supplied by Silicon Labs.
- Wafers must be stored at a temperature of $18-24^{\circ} \mathrm{C}$.
- Wafers must be stored in a humidity-controlled environment with a relative humidity of $<30 \%$.
- Wafers should be stored in a clean, dry, inert atmosphere (e.g. nitrogen or clean, dry air).


### 11.4 Failure Analysis (FA) Guidelines

Certain conditions must be met for Silicon Laboratories to perform Failure Analysis on devices sold in wafer form.

- In order to conduct failure analysis on a device in a customer-provided package, Silicon Laboratories must be provided with die assembled in an industry standard package that is pin compatible with existing packages Silicon Laboratories offers for the device. Initial response time for FA requests that meet these requirements will follow the standard FA guidelines for packaged parts.
- If retest of the entire wafer is requested, Silicon Laboratories must be provided with the whole wafer. Silicon Laboratories cannot retest any wafers that have been sawed, diced, backgrind or are on tape. Initial response time for FA requests that meet these requirements will be 3 weeks.


## 12. Chip Revision, Solder Information, Errata

### 12.1 Chip Revision

The revision of a chip can be determined from the "Revision" field in the package marking.

### 12.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

### 12.3 Errata

Please see the errata document for description and resolution of device errata. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

## 13. Revision History

### 13.1 Revision 2.00

August, 2018

- Consolidated all EFM32GG data sheets:
- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG900
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995
- Added a Feature List section.
- 2. Ordering Information - Added ordering code decoder.
- 3.3 Memory Map - Separated the Memory Map into two figures - one for core and code space listing and one for peripheral listing.
- Environmental - Removed this section. Environmental specifications are available in the qualification report.
- 4.7 Flash - Added word write cycles between erase (WWC FLASH ) specification.
- 4.9.1 LFXO - Replaced "energyAware Designer" with "Configurator tool".
- 4.18 USART SPI - Corrected parameter descriptions for tcs_DIS_MI.
- Removed MSL information (Moisture Sensitivity Level). Instead, MSL information can be found in the Qual report that is available on the Silicon Labs website.
- 6.1 BGA112 Package Dimensions - Removed statements regarding materials used.
- 7.1 BGA120 Package Dimensions - Removed statements regarding materials used.
- 11.2 Wafer Description - Changed the Scribe Street Width
- New formatting throughout.


### 13.2 Revision 1.40

June 13th, 2014
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Removed "Preliminary" markings.
Corrected single power supply voltage minimum value from 1.85 V to 1.98 V .
Added AUXHFRCO to blockdiagram and electrical characteristics.
Updated current consumption data.
Updated transition between energy modes data.
Updated power management data.
Updated GPIO data.
Updated LFRCO, HFRCO and ULFRCO data.
For devices with ADC, updated ADC data.
For devices with DAC, updated DAC data.
For devicse with OPAMP, updated OPAMP data.
For devices with ACMP, updated ACMP data.
For devices with VCMP, updated VCMP data.
For devices with EBI, added EBI timing chapter.

### 13.3 Revision 1.31

November 21st, 2013
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Updated figures.
Updated errata-link.
Updated chip marking.
Added link to Environmental and Quality information.
For devices with DAC, re-added missing DAC-data.

### 13.4 Revision 1.30

September 30th, 2013
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Added I2C characterization data.
Added SPI characterization data.
Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.
For devices with USB, added the USB bootloader information.
Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.
Updated the EM0 and EM1 current consumption numbers. Updated the the EM1 plots and removed the EM0 plots.
For QFN64 packages, removed UART mentioned incorrectly in the QFN64 parts.
Updated Environmental information.
Updated trademark, disclaimer and contact information.
Other minor corrections.

### 13.5 Revision 1.20

June 28th, 2013
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

For BGA120 packages, corrected pinout top view figure.
For all BGA pacakges, updated PCB Land Pattern, PCB Solder Mask and PCB Stencil Design figures.
Updated power requirements in the Power Management section.
Removed minimum load capacitance figure and table. Added reference to application note.
Other minor corrections.

March 16th, 2015
This revision applies the following devices:

- EFM32GG900

Corrected pad numbers and the order of the pads in the padout table so that it matches the drawing.

### 13.6 Revision 1.10

May 6th, 2013
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Updated current consumption table and figures in Electrical characteristics section.
Other minor corrections.

December 12th, 2014
This revision applies the following devices:

- EFM32GG900

Added recommendation to use gold bond wire.

### 13.7 Revision 1.00

September 11th, 2012
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Updated the HFRCO 1 MHz band typical value to 1.2 MHz .
Updated the HFRCO 7 MHz band typical value to 6.6 MHz .
For BGA112 and BGA120 packages, corrected BGA solder balls material from Sn96.5/Ag3/Cu0.5 to SAC105.

October 15th, 2014
This revision applies the following devices:

- EFM32GG360
- EFM32GG900

Initial release.

### 13.8 Revision 0.95

May 3rd, 2012
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Updated EM2/EM3 current consumption at $85^{\circ} \mathrm{C}$.

### 13.9 Revision 0.90

February 27th, 2012
This revision applies the following devices:

- EFM32GG230
- EFM32GG232
- EFM32GG280
- EFM32GG290
- EFM32GG295
- EFM32GG330
- EFM32GG332
- EFM32GG380
- EFM32GG390
- EFM32GG395
- EFM32GG840
- EFM32GG842
- EFM32GG880
- EFM32GG890
- EFM32GG895
- EFM32GG940
- EFM32GG942
- EFM32GG980
- EFM32GG990
- EFM32GG995

Initial preliminary release.



IoT Portfolio www.silabs.com/loT


SW/HW
www.silabs.com/simplicity


Quality
www.silabs.com/quality


Support and Community community.silabs.com

## Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

## Trademark Information

 EFR, Ember $®$, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember $®$, EZLink $®, E Z R a d i o ®, E Z R a d i o P R O ®$, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.


Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
SILICDN LABS
http://www.silabs.com

