

- 1. ALL MATERIALS, COMPONENTS AND PROCESS SHALL COMPLY WITH TEC-138-702. (CONTAINS NO BANNED OR RESTICTED SUBSTANCES).
- 2. NO REACH SVHC SHALL BE CONTAINED ABOVE THE THRESHOLD AS DEFINED IN REACH SVHC COMPLIANCE DEFINITION IN ANNEX A OF TEC-138-702.
- 3. ASSEMBLY TO BE TESTED FOR CONTINUITY, OPENS, SHORTS, AND SIGNAL INTEGRITY.
- 4. CABLE BEND RADIUS 7X BUNDLED CABLE DD.
- 5. SEE SHEET 2 FOR WIRING SCHEMATIC.
- 6, CONNECTORS ARE GEN-Z COMPLIANT,
- A LABEL INFORMATION SHOWN BELOW:



- 8. SLIVER CABLE PLUG MATES WITH TE SLIVER RECEPTACLE P/N 2332141-X, DR 2332208-X.
- APPLIES TO BOTH DIMENSION AND FEATURE CONTROL TOLERANCE.

В

А

500	1000+/-15	2373744-2
250	500+/-10	2373744-1
"∖∖∖"	,, _ ,,	TE PN

23

В

А

			-								
	1	1	1		LABEL	LABEL, SYNTH	HETIC PAPER	6			
	AR	AR	AR		SLEEVE	EXPAND SLEE	EXPAND SLEEVE,BLACK, HF				
	AR - MR - MR					CABLE, 29AWG, 85OH					
					CABLE WIRE	CABLE, 30AWG, 85OH	IM,DIFF PAIRS, VW-1	4			
	AR AR MR				ACETATE TAPE	ACETATE TA	APE, BLACK	3			
	1	1	PC		CABLE PLUG	SLIVER 2.0 1C	STR,PULL TAB	2			
	1	1	PC	CA	BLED RECEPTACLE	SLIVER 2.0 1C CAB	LED RECEPTACLE	1			
	-2	-1	U/M		PART NAME	DESCRI	DESCRIPTION				
THIS DRAWING IS A CONTROLLED DOCUMENT.					GARNETT WU		TE Connectivity	Ltd.			
DIMENSIONS: TOLERANCES UNLESS OTHERWISE SPECIFIED: mm			ESS FIED:	APVD 25MAY DAVID ZHANG		EAD FRAME TO SLIVER	2.0 1C				
$0 PLC \pm -$ $1 PLC \pm -$ $2 PLC \pm -$ $3 PLC \pm -$				PRODUCT SPEC		850HM -					
ANGLES ± - ANGLES ± - MATERIAL FINISH			_			RESTRICTED TO					
				CUSTOMER DRAWIN		573744 Scale 1:1 SHEET 1 OF 2	 2 REV A				

WIRE	DIAGRA

	P1		P2		P1		P2		
PIN NUMBER	PIN DEFINE	WIRE TYPE	PIN DEFINE	PIN NUMBER	PIN NUMBER	PIN DEFINE	WIRE TYPE	PIN DEFINE	PIN NUMBER
A1	GND		GND	A1	B1	P12V_OCP_V3_1		P12V_OCP_V3_1	B1
A2	GND		GND	A2	B2	P12V_OCP_V3_1		P12V_OCP_V3_1	B2
A3	GND		GND	A3	B3	P12V_OCP_V3_1		P12V_OCP_V3_1	B3
A4	GND		GND	A4	B4	P12V_OCP_V3_1		P12V_OCP_V3_1	B4
A5	GND		GND	A5	B5	P12V_OCP_V3_1		P12V_OCP_V3_1	B5
A6	GND		GND	A6	B6	P12V_OCP_V3_1		P12V_OCP_V3_1	B6
A7	SMB_BMC_OCP_V3_1_A_SCL		SMB_BMC_OCP_V3_1_A_SCL	A7	B7	OCP_V3_1_ISO_BIF0_N		OCP_V3_1_ISO_BIF0_N	B7
A8	SMB_BMC_OCP_V3_1_A_SDA		SMB_BMC_OCP_V3_1_A_SDA	A8	B8	OCP_V3_1_ISO_BIF1_N		OCP_V3_1_ISO_BIF1_N	B8
A9	SMB_BMC_OCP_V3_1_A_RST_N		SMB_BMC_OCP_V3_1_A_RST_N	A9	B9	OCP_V3_1_ISO_BIF2_N		OCP_V3_1_ISO_BIF2_N	B 9
A10	PRSNTA#		PRSNTA#	A10	B10	RST_OCP_V3_1_A_0_N		RST_OCP_V3_1_A_0_N	B10
A11	RST_OCP_V3_1_A_1_N		RST_OCP_V3_1_A_1_N	A11	B11	P3V3_OCP_V3_1		P3V3_OCP_V3_1	B11
A12	OCP_V3_1_PRSNTB2_N		OCP_V3_1_PRSNTB2_N	A12	B12	OCP_V3_1_A_AUX_PWR_EN		OCP_V3_1_A_AUX_PWR_EN	B12
A13	GND		GND	A13	B13	GND		GND	B13
A14	CLK_100M_DB2001_OCP_V3_1_D_DN		CLK_100M_DB2001_OCP_V3_1_D_DN	A14	B14	CLK_100M_DB2001_OCP_V3_1_C_DN		CLK_100M_DB2001_OCP_V3_1_C_DN	B14
A15	CLK_100M_DB2001_OCP_V3_1_D_DP		CLK_100M_DB2001_OCP_V3_1_D_DP	A15	B15	CLK_100M_DB2001_OCP_V3_1_C_DP		CLK_100M_DB2001_OCP_V3_1_C_DP	B15
A16	GND		GND	A16	B16	GND	——————————————————————————————————————	GND	B16
A17	P3E_CPU0_PCIE3_RX_DP<0>		P3E_CPU0_PCIE3_RX_DP<0>	A17	B17	P3E_CPU0_PCIE3_TX_C_DP<0>		P3E_CPU0_PCIE3_TX_C_DP<0>	B17
A18	P3E_CPU0_PCIE3_RX_DN<0>		P3E_CPU0_PCIE3_RX_DN<0>	A18	B18	P3E_CPU0_PCIE3_TX_C_DN<0>		P3E_CPU0_PCIE3_TX_C_DN<0>	B18
A19	GND	X	GND	A19	B19	GND		GND	B19
A20	P3E_CPU0_PCIE3_RX_DP<1>		P3E_CPU0_PCIE3_RX_DP<1>	A20	B20	P3E_CPU0_PCIE3_TX_C_DN<1>		P3E_CPU0_PCIE3_TX_C_DN<1>	B20
A21	P3E_CPU0_PCIE3_RX_DN<1>		P3E_CPU0_PCIE3_RX_DN<1>	A21	B21	P3E_CPU0_PCIE3_TX_C_DP<1>		P3E_CPU0_PCIE3_TX_C_DP<1>	B21
A22	GND	——————————————————————————————————————	GND	A22	B22	GND	——————————————————————————————————————	GND	B22
A23	P3E_CPU0_PCIE3_RX_DP<2>		P3E_CPU0_PCIE3_RX_DP<2>	A23	B23	P3E_CPU0_PCIE3_TX_C_DN<2>		P3E_CPU0_PCIE3_TX_C_DN<2>	B23
A24	P3E_CPU0_PCIE3_RX_DN<2>		P3E_CPU0_PCIE3_RX_DN<2>	A24	B24	P3E_CPU0_PCIE3_TX_C_DP<2>		P3E_CPU0_PCIE3_TX_C_DP<2>	B24
A25	GND	——————————————————————————————————————	GND	A25	B25	GND	——————————————————————————————————————	GND	B25
A26	P3E_CPU0_PCIE3_RX_DP<3>		P3E_CPU0_PCIE3_RX_DP<3>	A26	B26	P3E_CPU0_PCIE3_TX_C_DP<3>		P3E_CPU0_PCIE3_TX_C_DP<3>	B26
A27	P3E_CPU0_PCIE3_RX_DN<3>		P3E_CPU0_PCIE3_RX_DN<3>	A27	B27	P3E_CPU0_PCIE3_TX_C_DN<3>		P3E_CPU0_PCIE3_TX_C_DN<3>	B27
A28	GND		GND	A28	B28	GND		GND	B28

D

С

В

А

1471-9 (1/15)

4

	·	REVISIONS			
Ρ	LTR	DESCRIPTION	DATE	DWN	APVD
	_	SEE SHEET 1	_	_	_

AM

2

THIS DRAWING IS A CO	ONTROLLED	DOCUMENT.	dwn GARNETT WU	25MAY2020		_	E TE	TF	Connec	ativity	l td.
			СНК	_					00111100	servicy	Lta.
DIMENSIONS:	TOLERAN OTHERWIS	NCES UNLESS SE SPECIFIED:	APVD		NAME						
mm			DAVID ZHANG		5.	LIVER 2	0 10 16	EAD FRAME	TO SI	IVER 2	2 0 1 C
	0 PLC	± -	PRODUCT SPEC		,		.0 10 22	850HM	IO OL		
	1 PLC 2 PLC	± - +	_					0001111			
$\begin{array}{c c} \hline \\ \hline $		APPLICATION SPEC					_				
l l	4 PLC	±	_		SIZE	CAGE CODE	DRAWING NO				RESTRICTED TO
MATERIAL	ANGLES FINISH		WEIGHT		A2	00779	C- 23	73744			_
		_	CUSTOMER DE	RAWING				SCALE 1:1	SHEET	2 OF 2	REV

D

С

23

В

А

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

TE Connectivity: 2373744-1