CMOS 4-BIT MICROCONTROLLER

TMP47C434N, TMP47C634N TMP47C434F, TMP47C634F

The 47C434/634 are based on the TLCS-470 CMOS series. The 47C434/634 have on-screen display circuit to display characters and marks which indicate channel or time on TV screen, A/D converter input, and D/A converter output.


PART No.	ROM	RAM	PACKAGE	PIGGYBACK (adapter socket)
TMP47C434N	4096 x 8-bit	256 x 4-bit	SDIP42	TMP47C034E (BM1105)
TMP47C434F	4090 X 8-DIC	250 X 4-DIL	QFP44	
TMP47C634N	C144 - 0 - 14	2044 1.4	SDIP42	TMP47C034E (BM1105)
TMP47C634F	6144 x 8-bit	384 x 4-bit	QFP44	


FEATURES

- ◆4-bit single chip microcomputer
- ◆Instruction execution time : 1.9µs (at 4.2 MHz)
- ♦92 basic instructions
- ◆Table look-up instructions
- ◆Subroutine nesting : 15 levels max.
- ♦6 interrupt sources (External : 2, Internal : 4) All sources have independent latches each, and multiple interrupt control is available
- ♦I/O port (30 pins)
 - Input 2 ports 5 pins
 - I/O 7 ports 25 pins
- ♦Interval Timer
- ◆Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode

- Watchdog timer
- ◆Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - External/internal clock, leading/trailing edge shift, 4/8-bit
- On-screen display circuit
 - Character patterns : 48 characters
 - Characters displayed : 16 columns x 2 lines
 - Composition : 8 x 8 dots (smoothing function)
 - Size of character : 2 kinds (line by line)
 - Color of character : 7 kinds (character by character)
 - Variable display position : horizontal / vertical 64 steps
- ◆D/A converter (Pulse width modulation) outputs
 - 14-bit resolution 1 channel
 - 6-bit resolution 4 channels
- ◆3-bit A/D converter input
 - Auto frequency control signal (S-shaped curve) detection
- Horizontal synchronous signal is detected by timer/counter
- Remote control signal preprocessing capability
- ♦ High current outputs
 - LED direct drive capability (typ. $20mA \times 4$ bits)
- HOLD function : Battery/Capacitor back-up
- ◆Real Time Emulator : BM47C834A





PIN FUNCTION

PIN NAME	Input/Output	F	UNCTIONS	
K03 - K00	input	4-bit input port		
R43 (PWM3) -R41 (PWM1)	I/O (output)	4-bit I/O port with latch. When used as input port or D/A	6-bit D/A converter (PWM) output	
R40 (PWM0)		converter outputs pins, the latch must be set to "1".	14-bit D/A converter (PWM) output	
R53 - R51	1/0			
R50 (PWM4)	I/O (output)		6-bit D/A converter (PWM) output	
R63 - R60	1/0	4-bit I/O port with latch. When used as input port, the latch m	nust be set to "1".	
R73 - R72	I/O	4-bit I/O port with latch.		
R71 (WTO)	I/O (output)	When used as input port, watchdog timer output pin, or A/D converter input pin, the latch must be set to	Watchdog timer output	
R70 (CIN)	I/O (input)	"1".	3-bit A/D converter input	
R83 (T1)			Timer/counter 1 external input	
R82 (ĪNT1)		4-bit I/O port with latch. When used as input port, external	External interrupt 1 input	
R81 (T2)	·· I/O (input)	interrupt input pin, or timer/counter external input pin,	Timer/counter 2 external input	
R80 (INT2)		the latch must be set to "1".	External interrupt 2 input	
R92 (<u>SCK</u>)	I/O (I/O)		Serial clock I/O	
R91 (SO)	I/O (output)	3-bit I/O port with latch. When used as input port or serial	Serial data output	
R90 (SI)	I/O (input)	port, the latch must be set to "1".	Serial data input	
G (RA1) R (RA0)	- Output (I/O)	RGB output	2-bit I/O port with latch. When used as input port, the latch must be set to "1"	
В	Output			
Y (BL)	Output (output)	Forcus signal output	Background branking control signal output	
	Input	Horizontal synchronous signal input,	L	
OSC1, OSC2	input, output	Resonator connecting pin of on-scree	n display circuit	
XIN, XOUT	input, outpit	Resonator connecting pin of on-screen display circuit Resonator connecting pin. For inputting external clock, XIN is used and XOUT is opened. Reset signal input		
RESET	input			
HŌŪD (KEO)	input (input)	HOLD request/release signal input	Sense input	
TEST	input	Test pin for out-going test. Be opened	d or fixed to low level.	
VDD	Power supply	+ 5V		
VSS		0V (GND)		

OPERATIONAL DESCRIPTION

Concerning the 47C434/634, the configuration and functions of hardwares are described.

As the description is provided with priority on those parts differing from the 47C660/860, the technical data sheets for the 47C660/860 shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) Program Memory (ROM)
- (2) Data Memory (RAM)
- (3) Operation clock changeover control
- (4) I/O Ports
- (5) On-screen display (OSD) control circuit
- (6) A/D converter (comparator) input
- (7) D/A converter (Pulse Width Modulation) output

2. INTERNAL CPU FUNCTION

2.1 Program Memory(ROM)

Programs are stored in address 0000 to $17FF_H$ of 47C634 and in address 0000 to $0FFF_H$ of 47C434. By the ROM data reference instruction [LDH A,@DC + , LDL A,@DC] , the fixed data in address 1000_H to $17FF_H$ and 0000 to $0FFF_H$ can be loaded to the accumulator, respectively.




Figure 2-1. Program Memory

Note. With the 47C434, permanent data are stored at addresses $0000 - 0FFF_H$ but, when checking 47C434 operation using a piggy-back chip, it is necessary to store the permanent data to addresses $1000 - 1FFF_H$, either.

2.2 Data memory (RAM)

The 47C634 contains 256 x 4 bits data memory bank 0 (DMB0) and 128 x 4 bits data memory bank 1 (DMB1). The 47C434 contains 256 x 4 bits data memory (DMB0). The bank is controlled by DMB.




Figure 2-2. Data Memory (RAM)

2.3 Operation clock changeover control

On the 47C434/634 only single clock mode is available. As single clock mode is automatically selected at the initilization, there is no necessary to set system clock control command register (OP16).




Figure 2-3. Operation Mode Transition Diagram

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O ports

The 47C434/634 have 9 I/O ports (30 pins) each as follows.


- ① K0 ; 4-bit input
- ② R4, R5 ; 4-bit input/output (shared with pulse width modulation output)
- ③ R6 ; 4-bit input/output
- ④ R7 ; 4-bit input/output (shared with comparator input and watchdog timer output)
- (5) R8 ; 4-bit input/output (shared with external interrupt input and timer/counter input)
- 6 R9 ; 3-bit input/output (shared with serial port)
- (7) RA : 2-bit input/output (shared with on-screen display output)
- (8) KE ; 1-bit sense input (shared with hold request / release signal input)

This section describes ports of @ and @, which are changed from the 47C660/860, and it describes port of @, which item of on-screen display circuit.

Table 3-1 lists the port address assigments and the I/O instructions that can access the ports.

(1) Port R4 (R43-R40)

This is a 4-bit I/O port with latch. It is a port common to D/A converter(PWM) output port. R4 port output buffers are Tri-state, and each bit of them can be controled independently by the program. Controling the Tri-state is performed by the command register accessed as port address OP00. When some bit of the OP00 is 0, the corresponding bit of the output buffers becomes high impedance state. The output latch should be set to "1" when the port is used as PWM output port, the PWM output should be to "H" level(PWM data is all "0")when the port is used as R 4 port. The output buffers should be set to high impedance state, when the port is used as input port. And the R4 output latch be set to "1", PWM output be set to "High" level, and the output buffer be set to High-Inpedance state during reset.



(2) Port R5 (R53-R50)

The 4-bit I/O port with latch. The only R50 pin share D/A converter (PWM) output. The port output buffers are tri-state, and each bit of them can be controled independently by the program. Controling the tri-state is performed by the command register accessed as port address OP13.





Figure 3-2. Port R5

(3) Port R7 (R73-R70)

The 4-bit I/O port with latch. When used as an input port, the latch should be set to "1". The latch is initialized to "1" during reset. R72, R73 pins is I/O port usually.

Pin R70 (CIN) is shared with the digital input usual and the A/D converter (comparator) input for Auto Frequency Control signal detection. CIN input is comparator input and setting of 3-bit D/A convert for reference voltage are performed by the comand register. Pin R71 (WTO) is shared with the watchdog timer output. R70, R71 pins latch is initialized to "1" during reset, and they are able to use I/O port usually.





address Impur(Para) Output(Para) N %p_0	Imput(IP+-) Output(OP+-) IN %p, M Out A, %p Out A, %p Out A, %p Its T %p, h Tis T %p, h T	Port	Po	Port			1	I/O instruction			
K0 input port Tr - state(kd porticontrol D C - - R4 input port R3 output port R6 input port R6 output port R6 output port R3 output port R3 output port R3 output port R8 input port R6 output port R3 output port R3 output port R3 output port R3 output port R8 input port R8 input port R3 output port R3 output port R3 output port R3 output port R8 input port R8 input port R3 output port R3 output port R3 output port R4 output port R8 input port R3 input port R3 output port R4 output port R4 output port R4 output port R8 input port R4 output port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port R8 input port <t< th=""><th>K0 indicipant Tri-state(kd part)control D C D <thd< th=""> D D</thd<></th><th>address (**)</th><th>Input (iP**)</th><th>Output (OP**)</th><th>%р, %р.</th><th>ОUT А, %р ОUT @HL,%р</th><th>OUT #k, %</th><th></th><th>%р, %р,</th><th>%p, %p,</th><th>1 H-</th></t<>	K0 indicipant Tri-state(kd part)control D C D <thd< th=""> D D</thd<>	address (**)	Input (iP**)	Output (OP**)	%р, %р.	ОUT А, %р ОUT @HL,%р	OUT #k, %		%р, %р,	%p, %p,	1 H-
R4 input port R4 output port R	R4 input port R3 output port 1	^н 00	K0 input port	Tri – state(R4 port)control	0	0		1		0	,
Rampul port Rampul port	Rimput port Rimput port Rimput port Rimput port Rimput port Rimput port Rimput port <td< th=""><th>01</th><th></th><th></th><th>I</th><th>ı</th><th>ı</th><th>I</th><th>1</th><th>ì</th><th>i</th></td<>	01			I	ı	ı	I	1	ì	i
Rinput port Rinput port Rinput port Routput port Rinput port Rou	Rinput port Esimplu port Es	02			4	1	1	1	1	1	I
R4 mout port R3 output port R3 output port R3 output port R5 output port R5 mout port R5 mout port R5 output port R5 output port R5 output port R6 mout port R6 output port R6 output port R6 output port R6 output port R8 mout port R8 mout port R6 output port R6 output port R6 output port R8 mout port R8 mout port R8 output port R9 output port R9 output port R8 mout opert R8 mout opert R8 mout opert R8 mout opert R8 mout opert R9 output port R9 output port R8 mout value D D D D R8 mout opert R8 mout value D D D D R8 mout opert Remote control count value D D D D R8 mout (Note 2) Remote control intertative D D D D Remote control count value Serial transmit butfer D D D D Remote control Serial transmit butfer D D D D D Serial transmit butfer Serial transmit butfer Serial transmit butfer D	Rindburg port	03			ł	1	1	1	1	i	1
R5 mout port R7 mout port R7 mout port R7 mout port R7 mout port R7 mout port R8 mout port R8 mout port R9 mout port R0 mout port R9 mout port R8 mout port R9 mout port R0 mout port R0 mout port R0 mout port R1 mout port R9 mout port R0 mout port R0 mout port R0 mout port R1 mout port R3 mout port R0 mout port R0 mout port R0 mout port R1 mout port R4 wuptu port R0 mout port R0 mout port R0 mout port R2 mout e control count value R4 wupti port R0 mout count of fist valve R0 mout count of fist valve R0 mout count of fist valve R2 mout e control count value R4 mout control of fist valve R0 mot control R0 mot control R0 mot control R2 mote control count value R4 mote control of fist valve R0 mot control R0 mot control R0 mot control R3 mot fined Hold operation mode R4 motefined Hold operation mode R1 mot fist valve R1 mot fist valve R4 motefined M0 differ selector R4 motefined M0 differ selector R1 mot fist valve R1 mot fist valve R4 motefined M0 differ selector	ES mput port R imput imput port R imput	04	R4 input port	R4 output port	0	0	Q	1	0	0	0
R6 input port R6 utput	R6 mout port R6 wutput port 0 <th>05</th> <th>RS input port</th> <th>R5 output port</th> <th>0</th> <th>0</th> <th>Q</th> <th>1</th> <th>0</th> <th>0</th> <th>Ó</th>	05	RS input port	R5 output port	0	0	Q	1	0	0	Ó
R7 input port R7 output port R7 output port R7 output port R7 output port R9 input port R9 output port R9 output port R9 output port R9 output port R9 input port R9 output port R9 output port R9 output port R9 output port R9 input port R9 output port R9 output port R9 output port R9 output port R9 input port Remote control offset value 0 0 0 0 0 Remote control count value Remote control offset value 0 0 0 0 0 Remote control single Naturalisiter Parprocess circuit control 0 0 0 0 0 0 0 Remote control single 0	R7 mout port 89 mout port 80 mout port	06	R6 input port	R6 output port	0	0	0	1	0	0	0
R8 input port R8 output port R8 output port R9 output port R9 output port R9 input port R0 output port R0 output port R0 output port R0 R1 input port R0 output port R0 output port R0 R0 R0 R1 input port R0 output port R0 R0 R0 R0 R0 R1 input port Remote control offset value S5 S6 R0 S6 S6 R1 input (Note 2) Remote control offset value S6 S6 S6 S6 S6 R1 input (Note 2) Remote control offset value S6 S6 S6 S6 S6 R1 undefined H0Id operation mode S6 S6 S6 S6 S6 R1 indified R0 converter input control S6 S6 S6 S6 S6 R1 indified R1 indified R0 S6 S6 S6 S6 S6 R1 indified R1 indified R0 S6 S6 S6 S6 S6 R2 converter input control R2 indified R0 S6 S6 S6 S6 R2 converter input control R2 indified R0 S6 S6 S6 S6	R8 input port R8 urput port R8 urput port R8 urput port R9 urput port R9 urput port R0 urput port 0 0 0 0 R1 input port R9 urput port R0 urput port R0 urput port 0 0 0 0 0 R1 input port R0 urput port R0 urput port R0 urput port 0	07	R7 input port	R7 output port	0	0	O	1	0	0	C
R9 input port B9 urput port B9 urput port B9 urput port A1 input port A urput port A urput port D	R9 injuit port R9 output port R9 output port R9 output port Remote control count value Remote control diffet value 0	08	R8 input port	R8 output port	0	0	Ö	1	0	0	1
RA input port RA input port C <thc< th=""> C <thc< th=""> C C C<th>RA input port RA output port C <thc< th=""> C C C<</thc<></th><th>60</th><th>R9 input port</th><th>R9 output port</th><th>0</th><th>0</th><th>Ö</th><th>ł</th><th>0</th><th>0</th><th>1</th></thc<></thc<>	RA input port RA output port C <thc< th=""> C C C<</thc<>	60	R9 input port	R9 output port	0	0	Ö	ł	0	0	1
Remote control count value OSD command selector - <td< th=""><th>Remote control count value OSD command selector - <td< th=""><th>0A</th><th>RA input port</th><th>RA output port</th><th>0</th><th>0</th><th>0</th><th>1</th><th>0</th><th>0</th><th>ı</th></td<></th></td<>	Remote control count value OSD command selector - <td< th=""><th>0A</th><th>RA input port</th><th>RA output port</th><th>0</th><th>0</th><th>0</th><th>1</th><th>0</th><th>0</th><th>ı</th></td<>	0A	RA input port	RA output port	0	0	0	1	0	0	ı
Amonte control count value OSD command selector - 0 - <td< th=""><th>Amount of the control offset value C</th><th>OB</th><th> </th><th></th><th>1</th><th>1</th><th>1</th><th>1</th><th>) </th><th>) </th><th>I</th></td<>	Amount of the control offset value C	OB			1	1	1	1))	I
Remote control count value Remote control offset valve C	Remote control count value Remote control offset valve 0	00		OSD command selector	1	0	0	1	1	ł	I
register register <th< th=""><th>register register re register <thre< th=""> register register</thre<></th><th>0</th><th>Remote control count value</th><th></th><th>(</th><th>(</th><th>(</th><th></th><th></th><th></th><th></th></th<>	register re register register <thre< th=""> register register</thre<>	0	Remote control count value		(((
status input (Note 2) Remote control single 0 </th <th>status input (Note 2) Remote control single 0<!--</th--><th>2</th><td>register</td><th>register</th><td>)</td><td>)</td><td>)</td><td>1</td><td>1</td><td>1</td><td>ł</td></th>	status input (Note 2) Remote control single 0 </th <th>2</th> <td>register</td> <th>register</th> <td>)</td> <td>)</td> <td>)</td> <td>1</td> <td>1</td> <td>1</td> <td>ł</td>	2	register	register)))	1	1	1	ł
4 Deprocess struct control 0 </th <th>All lective buffer Deprocess circuit control O<</th> <th>OE</th> <th>status input (Note 2)</th> <th>Remote control single</th> <th>С</th> <th>С</th> <th>С</th> <th>1</th> <th>1</th> <th>С</th> <th>I</th>	All lective buffer Deprocess circuit control O<	OE	status input (Note 2)	Remote control single	С	С	С	1	1	С	I
Serial receive buffer Serial transmit buffer O C L <thl< th=""> L <thl< th=""> L L <thl< th="" th<=""><th>Serial receive buffer Serial transmit buffer O C L L undefined Hold operation mode - <td< th=""><th></th><th></th><th>preprocess circuit control</th><th>)</th><th>)</th><th>)</th><th></th><th></th><th>)</th><th>ł</th></td<></th></thl<></thl<></thl<>	Serial receive buffer Serial transmit buffer O C L L undefined Hold operation mode - <td< th=""><th></th><th></th><th>preprocess circuit control</th><th>)</th><th>)</th><th>)</th><th></th><th></th><th>)</th><th>ł</th></td<>			preprocess circuit control))))	ł
Indefined Hold operation mode Undefined AD converter input control Undefined Watchdog timer control Undefined Watchdog timer control Undefined PWM buffer selector Undefined PWM data transfer buffer Undefined DSO control Undefined Interval timer interrupt control Undefine	Indefined Hold operation mode -	P.	Serial receive buffer	Serial transmit buffer	0	0	0	-	1	1	I
undefined AD converter input control - - - - undefined Tri - state (R5 port) control - - - - undefined Tri - state (R5 port) control - - - - undefined Watchdog timer control - - - - - undefined Watchdog timer control - - - - - undefined WM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined DSD control - - - - - undefined DSD control - - - - - undefined Interval timer interrupt control - - - - - undefined Interval timer interrupt control - - - - - undefined Interval timer interrupt control - - - - - undefined Interval timer interrupt control - - - - - undefined Interval timer interrupt control - - -	undefined AD converter input control -	10 _H	undefined	Hold operation mode	ſ	0	1	•	1	-	I
undefined A/D converter input control - - - undefined Tri - state (R5 port) control - - - - undefined Watchdog timer control - - - - - undefined Watchdog timer control - - - - - undefined Watchdog timer control - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined PWM buffer selector - - - - - undefined NM buffer selector - - - - - undefined NM buffer selector - - - - - undef	undefined A/D converter input control -	=	undefined	-	i	1	1	1	1	I	I
undefined Tri - state (R5 port) control -	undefined Tri - state (R5 port) control -	12	undefined	A/D converter input control	I	0	ł	l	1	1	I
undefined watchdog timer control - <	undefined	13	undefined	Tri – state (R5 port) control	ł	0	ı	I	I	1	ı
undefined Watchdog timer control	undefined Watchdog timer control - <	14	undefined]	I	1	I	1	1	1	1
undefined	undefined	15	undefined	Watchdog timer control	i	0	1	I	1	1	I
undefined PWM buffer selector - undefined PWM data transfer buffer - undefined Interval timer interrupt control - undefined NMM data transfer buffer - undefined Interval timer interrupt control - undefined - - SIO control - - undefined SIO control -	undefined PWM buffer selector -	16	undefined		I	ŀ	I	1	1	ı	J
undefined PWM data transfer buffer -	undefined PWM data transfer buffer -	17	undefined	PWM buffer selector	I	0	I	1	1	i	1
undefined Interval timer interrupt control - - - - undefined OSD control - - - - - undefined Timer/counter 1 control - - - - - undefined Timer/counter 2 control - - - - - undefined Timer/counter 2 control - - - - - undefined SIO control 1 - - - - -	undefined Interval timer interrupt control - 0 - <th>18</th> <th>undefined</th> <th>PWM data transfer buffer</th> <th>I</th> <th>0</th> <th>1</th> <th>1</th> <th>I</th> <th>I</th> <th>1</th>	18	undefined	PWM data transfer buffer	I	0	1	1	I	I	1
undefined OSD control - - - - undefined - - - - - - undefined Timer/counter 1 control - - - - - undefined Timer/counter 2 control - - - - - undefined SIO control - - - - - undefined SIO control - - - - -	undefined OSD control -	19	undefined	Interval timer interrupt control	ŀ	0	I	1	1	ł	1
undefined - - - - undefined Timer/counter 1 control - - - - - undefined Timer/counter 2 control - - - - - undefined SIO control - - - - - - undefined SIO control - - - - - -	undefined Timer/counter 1 control -	٩ ۲	undefined	OSD control	1	0	١	I	ı	1	1
undefined Timer/counter l control - - - undefined Timer/counter 2 control - - - - undefined SIO control 1 - - - - undefined SIO control 1 - - - -	undefined Timer/counter 1 control -	18	undefined		I	I	I	I	I	1	I
undefined Timer/counter 2 control - <t< th=""><th>undefined Timer/counter 2 control - - - - - undefined SIO control 1 - - 0 - - - Note 1: "" means the reserved state. Unavailable for the user programs.</th><th>5</th><th>undefined</th><th>Timer/counter 1 control</th><th>1</th><th>0</th><th>I</th><th>I</th><th>I</th><th>•</th><th>i</th></t<>	undefined Timer/counter 2 control - - - - - undefined SIO control 1 - - 0 - - - Note 1: "" means the reserved state. Unavailable for the user programs.	5	undefined	Timer/counter 1 control	1	0	I	I	I	•	i
undefined SIO control 1	undefined SIO control 1 - - - - - undefined SIO control 2 - 0 - - - - Note 1: "" means the reserved state. Unavailable for the user programs. - 0 - - -	10	undefined	Timer/counter 2 control	1	0	1	I	ı	1	1
SIO control 2	1: "" means the reserved state. Unavailable for the user programs.	1E	undefined	SIO control 1	1	0	I	I	I	1	1
		15	undefined	SIO control 2	1	0	1	I	ł	1	1

TMP47C434/634/034

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 On-screen display (OSD) circuit

An on-screen display (OSD) circuit used to display characters and symbols in built into the TV screen. Amaximum of 32 characters, as 16 columns \times 2 lines, out of 48 character patterns can be displayed at a time.

3.2.1 OSD Circuit Function

- ① Number of characters
- ② Number of characters displayed
- ③ Composition of a character
- (4) Size of character
- (5) Color of character
- (6) Display position variable

3.2.2 OSD Circuit Configuration

48 kinds

32 characters (16 columns x 2 lines) 8 x 8 dots (with smoothing function) 2 kinds (selectable line by line) 7 kinds (selectable character by character) horizontal 64 steps, vertical 64 steps




Figure 3-4. OSD Circuit

3.2.3 OSD Circuit Control

The OSD circuit is controlled by the command selector (OPOC) and control register (OP1A). Table 3-2 shows the relationship between OPOC and OP1A. OP1A is multiplexed with the six output control registers which control the display start position, color of character and character size of character, and the two transfer control registers which transter character data to the display memory.

The output control registers consist of 8 bits and all bits can be written by accessing OP1A two times. However, the second access is not required unless the second data are changed. The addressed "0 to 5" are assigned to the six output control registers. OP1A can be accessed by writing the address of the control register where data are to be changed to OP0C. The transfer control registers can be accessed by writing "6" or "7" to OP0C. The transfer control registers have a 12 – bit configuration and can access OP1A three times succession. The first access sets which column is displayed within one line 16 columns. The second and third accesses written 6 bit of character data.

The display memory has a 16-columns \times 9-bit \times 2 lines configuration with a one-to-one correspondence to the number of columns displayed on the screen. The display data consist of 6 character data bits and 3 color data bits for a total of 9 bits. When "6" is written to OPOC, line 1 is stored to the display memory, when "7" is written to OPOC, line 2 is stored. That is after accessing OPOC, the character data specified the second and third times are written to the display memory area specified in the first OP1A access together with the color data loaded to control register DCR50. Thus color can be specified for each character. After setting of all control registers is completed, the character data read from the character ROM(00 to 2F_H)are output to the R, G and B pins together with the color data by setting OPOC to "F".


OSD command selector (OP0C)	c	SD control	register to	be accesse	ed through	OP1A
	Control for the l	horizontal	start positi	on of the f	irst display	line
		3	2	1	0	
0	DCR00			HS15	H\$14	(1st access)
	DCR01	HS13	H512	HS11	H\$10	(2st access)
	Control for the	vertical sta	rt position	of the first	display lin	e
		3	2	1	0	
1	DCR10	-	-	V\$15	VS14	(1st access)
	DCR11	V\$13	V512	VS11	V\$10	(2st access)
	Control for the l	horizontal	start positi	on of the s	econd disp	lay line.
2		3	2	1	0	
2	DCR20	-	-	HS25	H\$24	(1st access)
	DCR21	H\$23	H\$22	HS21	H\$20	(2st access)
	Control for the	vertical sta	rt position	of the seco	nd display	line.
2		3	2	1	0	
3	DCR30	_	-	V\$25	V\$24	(1st access)
	DCR31	V\$23	V\$22	VS21	V\$20	(2st access)
	Control for the character sizes, smoothing switch and OSD output polarities					
4		3	2	1	0	
	DCR40	CS21	CS20	CS11	CS10	(1st access)
	. DCR41	ESMZ	BLIV	YIV	RGBIV	(2st access)
	Control for the	color regist	er and OSE) output b	uffers'tri-st	ate'
5		3	2	1	0	
5	DCR50	-	RDT	GDT	BDT	(1st access)
	DCR51	EBF3	EBF2	EBF1	EBFO	(2st access)
	display memory	write mod	e for the fi	rst display	line(addre	ss 00-0F)
		3	2	1	0	
6		DMA3	DMA2	DMA1	DMA0	(1st access)
			-	CRA5	CRA4	(2st access)
		CRA3	CRA2	CRA1	CRA0	(3st access)
	display memory			•	•	tress 10-1F)
		3	2	1	0	
7		DMA3	DMA2	DMA1	DMA0	(1st access)
				CRA5	CRA4	(2st access)
		CRA3	CRA2	CRA1	CRA0	(3st access)
E	display OFF					
F	display ON					

Table 3-2. OSD control commands and control registers

(1) Composition of character and smoothing function

Each character is compsited by 8×8 dots. Each dot corresponds to a bit in the character ROM. Figure 3-5. (a) shows an example Composition of a character.

Smoothing function is the function to make characters look smooth. In the time the smoothing function is enabled, additional dots are displayed in the middle of the place where two dots contact each other only at a corner. Controlling of the smoothing function is performed by ESMZ in the OSD control register DCR41. Figure 3-5. (b) shows an example of the smoothing function.



3					4	
	×,			33		
					ð.	
				6%)		-
	8		99) 199			
		Ŷ				
					्रिहे	

(a) without smoothing (b) with smoothing

Figure 3-5. Composition of character and smoothing function

(2) Character size and color to display

Size of the characters displayed on screen is selectable line by line from 2 sizes. The size of the first and second display line is disignated by CS11-CS10 and CS21-CS20 in the OSD control register DCR40, respectively.

Table 3-3 shows the setting values and character sizes of DCR40.

Table 3-4 shows the display character sizes.

One out of seven colors can be selected for each character to be displayed and are determined by RDT,GDT,and BDT of DCR50. The color data are written to the display memory automatically at the same time as character data are written

Character size	second display line		fi displa	rst ay line
(DCR40)	C\$21	C\$20	CS11	CS10
small character	1	0	1	0
large character	0	ţ	0	1
display OFF	0	0	0	Q

Figure 3-3. Designation of character size

	small character	large character
dot size	2T _{HD} x 2T _{OSC}	4T _{HD} × 4T _{OSC}
character size	16T _{HD} x 16T _{OSC}	32T _{HD} × 32T _{OSC}

Note. T_{HD} : the period of horizontal synchrorous signal Tosc : the period of OSD clock oscillation

colors	color	data(DC	R50)		
displayed on screen	RDT	GDT	BDT		
Blank	0	0	0		
Blue	0	0	1		
Green	0	1	0		
Sian	0	1	1		
∠ Red	1	0	0		
Mazenda	1	0	1		
Yellow	1	1	0		
White	1	1	1		

Note. Color to display : RGB pin uses Red, Green, Blue such as.

Figure 3-4. character size.

Table 3-5. select of color to display

(3) Display start position

Display start position of each display line on screen can be shifted by software.

The vertical and horizontal display starting position for the first line is determined by HS10 to 15 and VS10 to 15 of DCR00 to 11.

The vertical and horizontal display starting position for the second line is determined by HS20 to 25 and VS20 to 25 of DCR20 to 31. Each has a resolution of 64 steps.

The control register and display line on screen are shown in Table 3-6.




Figure 3-6. TV screen image

SYMBOL	CONTENTS
HS10~HS15	horizontal start position of the first display line HS1 \pm ((32 x HS15 + 16 x HS14 + 8 x HS13 + 4 x HS12 + 2 x HS11 + HS10) x 4 + X) T _{OSC}
V\$10~V\$15	vertical start position of the first display line VS1 = (32 × VS15 + 16 × VS14 + 8 × VS13 + 4 × VS12 + 2 × VS11 + VS10) × 4T _{HD}
HS20~HS25	horizontal start position of the second display line HS2 = ((32 × HS25 + 16 × HS24 + 8 × HS23 + 4 × HS22 + 2 × HS21 + HS20) × 4 + X) Tosc
VS20~VS25	vertical start position of the second display line VS2 = (32 × VS25 + 16 × VS24 + 8 × VS23 + 4 × VS22 + 2 × VS21 + VS20) × 4T _{HD}


Note. X: X is 17 when small character. X is 34 when large character.

Table 3-6. Display start position

* The vertical display positions of lines 1 and 2 can be specified independently but, to prevent overlapping of the two lines on the display, the value for the vertical display position of line 2 must satisfy { $VS2 > VS1 + CS11 \times 16T_{HD} + CS10 \times 32T_{HD}$ }.

3.2.4 Y/BL signal

The Y signal (the logical or output of the R, G and B signals) makes the display clearer by deleting the background only where characters are displayed. The BL signal deletes the entire background for one character (8×8 dots) and is output for all data except that at address $2F_H$ in the character ROM. The Y/BL pin is used for both Y signal and BL signal output. Which of the two signals is to be output is determined by the upper 2 bits of OPOA. The dotted lines in Figure 3-7 show the Y/BL signal output being scanned.



3.2.5 Control of OSD outputs buffer

The OSD outputs for Y,BL and RGB use tri – state output buffers for which the respective polarities can be inverted. Polarity is controlled by DRC41 and tri – state is controlled by DRC51.

Bit 3 of DRC41 is used for controlling the smoothing function.

register	bit	symbol	output name	data "0"	data "1"
	3	ESMZ		smoozing OFF	smoozing ON
DRC41	2	BLIV	BL	active High	active Low
DACAT	1	ΥIV	Y	active High	active Low
	0	RGBIV	RGB	active High	active Low
	3	EBF3	Y/BL	output buffer OFF	output buffer ON
DRC51	2	EBF2	В	output buffer OFF	output buffer ON
UKCJI	1	EBF1	G	output buffer OFF	output buffer ON
	0	EBFO	R	output buffer OFF	output buffer ON

3.2.6 RA Port Function

Figure 3-7. Control of OSD output

R signal output and G signal output ports are also used as I/O ports. When not used for color signals, use is possible as normal I/O ports. RA port and Y/BL selection is performed by OPOA.

Also, the upper 2 bits of IPOA are used to input the OSD display status.




Figure 3-8. Port RA

3.2.7 Character ROM (Standard characters)

Figure 3-9 shows the standard pattern characters and symbols available as character data. Character patterns can also be set by the user. For details, refer to the section on piggyback chip 47C034.




Figure 3-9. Character ROM address and character pattern

3.3 3-bit A/D converter (Comparator) input

Comparator input consists of a comparator and a 3-bit D/A comvertor. AFC input voltage can be detected in 8 steps by sensing bit 0 of IP07 while cannging the reference voltage (D/A convertor output voltage) with the command register (OP12).

R70 pin is also used for comparator input. Bit 3 is used to set R70 pin for ordinary digital input. The comparator is disabled and bit 3 is set to "0" during reset. The latch should be set to "1" when R70 pin is used for comparator input and digital input.

3.3.1 Circuit Configuration




Figure 3-10. Comparator input circuit


3.3.2 Control of Comparator Input

The reference voltage of the comparator is set using the lower 3 bits of the command register. Table 3-8 shows the reference voltage when $V_{DD} = 5V$.

Comparator input control	command registor (Port address OP12)
comparator input control	command registor (Port address OP12)

Figure 3-11.	Control Command Registor
--------------	--------------------------

C)P1	2	reference
2	1	0	voltage [V]
0	0	0	0.62
0	0	1	1.25
0	1	0	1. 87
0	1	1	2.50
1	0	0	3.12
1	0	1	3.75
1	1	0	4.37
1	1	1	5.00



3.4 D / A converter (PWM) output

The 47C434/634 have five channels built-in D/A converter (Pulse width Modulation) outputs. PWM output can easily be obtained by connecting an external low pass filter.

PWM outputs data are multiplex to the R4 port and R50 pin. When the R4 (PWM) port and R50 pin are used for PWM output, the corresponding bits of R4, R50 output latch should be set to "1". The R4, R5 output latch is initialized to "1" during reset.

 \overline{PWM} output is controlled by the buffer selector (OP17) and the data transfer buffer (OP18). PWM data written to the data transfer buffer can be sent to the PWM data latch by writing "C_H" to the buffer selector, and \overline{PWM} output \overline{PWM} output. PWM data transferred to the PWM data latch remain intact until overwritten. Resetting and holding clear the buffer selector, data transfer buffer and PWM data latch to "0" (\overline{PWM} output is "H" level).

3.4.1 Configuration of Pulse Width Modulation circuit

Configuration of pulse width modulation circuit shown in Figure 3-13.

3.4.2 Output waveform of PWM circuit


(1) PWM0 output


<u>PWM0</u> is a PWM output controlled by 14 bits data. The basic period of the <u>PWM0</u> is $T_M = 215$ / fc. The higher 8 bits of 14 bits data are used to control the pulse width of the pulse output with the period of $T_S = T_M$ / 64, which is the sub - period of the <u>PWM0</u>. When the 8 bits data are decimal n ($0 \le n \le 255$), this pulse width becomes $n \ge t_0$, where $t_0 = 2$ / fc.

The lower 6 bits of 14 bits data are used to control the generation of an additional to wide pulse in each T_S period. When the 6 bits data are decimal m ($0 \le m \le 63$), the additional pulse is generated in each of m periods out of 64 periods contained in a T_M period. The relationship between the 6 bits data and the position of T_S period where the additional pulse is generated is shown in Table 3-9.

(2) PWM1-PWM4 output

Each of $\overline{PWM1}$ to $\overline{PWM4}$ is a PWM output controlled by 6 bits data. The period of them is $T_M = 27 / f_c$. When the 6 bits data are decimal k (0 < k < 63), the pulse width becomes k x t₀. The waveform is also illustrated in Figure 3-12.








Figure 3-13. Pulse Width Modulation Circuit

Bit position of 6 vits data	Relative position of T_S where the output pulse is generated (No. i of $T_{S(y)}$ is listed)		
bit0	32		
bit1	16, 48		
bit2	8, 24, 40, 56		
bit3	4, 12, 20, 28, 36, 44, 52, 60		
bit4	2, 6, 10, 14, 18, 22, 26, 30,, 58, 62		
bit5	1, 3, 5, 7, 9, 11, 13, 15, 17,, 59, 61, 63		

Note . When the corresponding bit is "1", it is output.

Table 3-9. Correspondence between 6 bits data and the additional pulse generated Ts periods

3.4.3 Control of PWM circuit (Data transfer)

PWM output is controlled by writing output data to a data transfer buffer (OP18). For writing, the output data are divided using the buffer selector (OP17). Buffer numbers are assigned to the data transfer buffers for these divided data, after which the data are written as shown in Table 3-10.

- (1) The number of the transfer buffer to which the data are to be written is written to the buffer selector (OP17).
- Q The corresponding PWM data are written to the selected buffer (OP18).
- ③ Operations ① and ② are repeated, continuously writing data to the transfer buffer.
- (4) When all of the output data have been written. "CH" is written to the buffer selector.

While the output data are being writen to the transfer buffer, the previously written data are being output. For $\overline{PWM0}$ output, switching to \overline{PWM} output occurs at a maximum of 215/fc [sec] (at 4MHz, 8192fs) after "C_H" is written to the buffer selector. For $\overline{PWM1}$ through $\overline{PWM4}$ output data switching, this requires 29/fc [sec] (at 4MHz, 128µs).

Buffer Number (OP17)	Correspondence to bit (OP18)		Mode	PWM Output
0	Bit of PWM4 transfer buffer Bit of PWM4 transfer buffer	3 ~ 0 5 ~ 4	Write Write	Preceding data Preceding data
2	Bit of PWM0 transfer buffer	9~6	Write	Preceding data
3	Bit of PWM0 transfer buffer	13 ~ 10	Write	Preceding data
4	Bit of PWM0 transfer buffer	3~0	Write	Preceding data
5	Bit of PWM0 transfer buffer	5~4	Write	Preceding data
6	Bit of PWM1 transfer buffer	3~0	Write	Preceding data
7	Bit of PWM1 transfer buffer	5~4	Write	Preceding data
8	Bit of PWM2 transfer buffer	3~0	Write	Preceding data
9	Bit of PWM2 transfer buffer	5~4	Write	Preceding data
A	Bit of PWM3 transfer buffer	3~0	Write	Preceding data
В	Bit of PWM3 transfer buffer	5~4	Write	Preceding data
С	None		Transfer	Present data

Table 3-10. The bit and Buffer number of data transfer Buffer

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		– 0.3 to 7	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	v
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin except R7 port	– 0.3 to 10	
	louti	R6 port	30	
Output Current (Per 1 pin)	loutz	R7, R8, R9 port	3.2	- mA
Output Current (Total)	Σ Ιουτι	R6 prot	60	mA
Power Dissipation	PD		600	mW
Soldering Temperature (time)	Tsid		260 (10sec)	°C
Storage Temperature	T _{stg}		– 55 to 125	°C
Operating Temperature	T _{opr}		– 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	PINS	CONDITION	Min.	Max.	UNIT
Supply Voltage			in the Normal mode	4.5		
Supply Voltage	V _{DD}		in the HOLD mode	2.0	6.0	V
	ViH1	Except Hysteresis Input		V _{DD} × 0.7		
Input High Voltage	V _{IH2}	Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} x 0.75	VDD	V
	V _{IH3}		V _{DD} < 4.5V V _{DD} × 0.			
	V _{IL1}	Except Hysteresis Input			V _{DD} × 0.3	
Input Low Voltage	V _{IL2}	Hysteresis Input	V _{DD} ≧ 4.5V	0	V _{DD} x 0.25	v
	VIL3		V _{DD} <4.5V		V _{DD} × 0.1	
Clark Fragmann	fc			0.4	4 2	
Clock Frequency	fosp			-	6.0	- MHz

Note. Input Voltage V_{IH3}, V_{IL3}: in the HOLD mode.

r

D.C. CHARACTER	ISTICS	$(V_{SS} = 0V, Topr = -30 to$	70°C)					
PARAMETER	SYMBOL	PINS	CONDITION	Min.	Тур.	Max.	UNIT	
Hysteresis Voltage	V _{HS}	Hysteresis Input		-	0.7	-	v	
	I _{IN1}	K0 port, TEST, RESET, HOLD	V _{DD} = 5.5V,	_	_	±2	μΑ	
Input Current	I _{IN2}	R port (open drain)	V _{IN} = 5.5V / 0V		_	12	μα	
Input Low Current	l _{IL}	R port (push-pull)	$V_{DD} = 5.5 V, V_{IN} = 0.4 V$	-	-	- 2	mA	
In suit Desister and	R _{IN1}	K0 port with pull-up/pull-down		30	70	150	κΩ	
Input Resistance	R _{IN2}	RESET		100 220		450	N34	
Output leakage Current	1 _{LO}	Tri-state R6, R8, R9 port (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	-	-	± 2	μΑ	
Output High	V _{OH1}	R port (push-pull)	V _{DD} = 4.5V, i _{OH} = - 200µA	2.4	_	-	v	
Voltage	V _{OH2}	R port (tri-state)	$V_{DD} = 4.5V, I_{OH} = -0.7mA$	4.1	-	-	<u>] `</u>	
	V _{OL1}	R7, R8, R9 port	V _{DD} = 4.5V, l _{OL} = 1.6mA					
Output Low Voltage	VOLZ	R port (tri-state)	$V_{DD} = 4.5V, 1_{OL} = 0.7mA$	_	-	0.4	V	
Output Low Current	IOL	R6 port	V _{DD} = 4.5V, V _{OL} = 1.0V	-	20	-	mA	
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5V, fc = 4MHz	-	3	6	mA	
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5V	-	0.5	10	μΑ	

Note 1. Typ. values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5V$.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when the pull-up *Ipull-down resistor is contained.*

Note 3. Supply Current

 $: V_{IN} = 5.3 V / 0.2 V$ The KO port is open when the pull-up / pull-down resistor is contained. The voltage applied to the R port is within the valid range VIL or VIH.

	CONVERTER CHARACTERISTICS	
AIU	CONVENTER CHARACTERISTICS	


PARAMETER	SYMBOL	PINS	CONDITION	Min.	Тур.	Max.	UNIT
Analog input voltage	VAIN	CIN		Vss	-	V _{DD}	v
A / D conversion error	-			-	-	$\pm \frac{1}{4}$	LSB

PARAMETER	SYMBOL	CONDITION	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t _{cy}		1.9	-	20	μs
High level Clock Pulse Width	t _{WCH}	For oxtornal clash operation	80			
Low level Clock Pulse Width	t _{WCL}	For external clock operation	80	-	-	ns
Shift data Hold Time	t _{SDH}		0.5tcy – 300	_	-	ns
Note. Shift data Hol External circuit for SCK pin an VDD 10KΩ 50pF	d SO pin.	Serial port (C	Completion of transmis	ssion)	1.5V tsoн	

RECOMMENDED OSCILLATING CONDITIONS


 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

- (1) 4MHz
 - Ceramic Resonator CSA4.00MG (MURATA) KBR-4.00MS (KYOCERA) Crystal Oscillator 204B-6F 4.0000 $C_{XIN} = C_{XOUT} = 20 pF$ (TOYOCOM)
 - $C_{XIN} = C_{XOUT} = 30 pF$ $C_{XIN} = C_{XOUT} = 30 pF$




400KHz		
Ceramic Resonator		
CSB400B	(MURATA)	CXIN
		R _{xou}
KBR-400B	(KYOCERA)	C _{XIN} :
	Ceramic Resonator CSB400B	Ceramic Resonator CSB400B (MURATA)


 $= C_{XOUT} = 220 pF$, _{UT} = 6.8KΩ $= C_{XOUT} = 100 pF$, $R_{XOUT} = 10K\Omega$



(3) 6MHz (for DOS) LC Resonator TBEKSES-30361FBY (TOUKOU)



TYPICAL CHARACTERISTICS



INPUT/OUTPUT CIRCUITRY


(1) Control pins

Input/output circuitries of the 47C434/634 control pins are shown below.

CONTROL PIN	1/0	CIRCUITRY	REMARKS
XIN XOUT	Input Output	OSC. enable	Resonator connecting pins $R = 1K\Omega (typ.)$ $R_{f} = 1.5M\Omega (typ.)$ $R_{O} = 2K\Omega (typ.)$
RESET	Input		Hysteresis input Contained pull-up resistor $R_{IN} = 220K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
HOLD (KEO)	input (Input)	^R	Hysteresis input (Sense input) R = 1KΩ (typ.)
TEST	Input		Contained pull-down resistor R _{IN} = 70KΩ (typ.) R = 1KΩ (typ.)
OSC1 OSC2	Input Output	OSC. enable \rightarrow $R \neq$ $R_{f} \neq R_{0}$ OSC1 OSC2	Oscilation terminals for DOS $R = 1K\Omega$ (typ.) $R_f = 1.5M\Omega$ (typ.) $R_0 = 2K\Omega$ (typ.)
HD VD	input	^R	Synchronous signal input Hysteresis input R = 1KΩ (typ.)

(2) I/O ports


The input/output circuitries of the 47C434/634 I/O ports are shown below, any one of the circuitries (PB, PC, PF, PU) can be chosen by a code as a mask option.



CMOS 4-BIT MICROCONTROLLER

TMP47C034E

The 47C034, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C434/634 application systems (programs). Conversion adapter socket BM1105 can be used to convert the 64-pin package of the 47C034 for pin compatibility with the 42-pin mask ROM 47C434/634. Conversion adapter socket BM1106 can be used to convert from 64 pins for pin compatibility with the 54-pin 47C635.



PIN FUNCTION (Top of the package)

PIN NAME	input / Output	FUNCTIONS
A13 - A0	Output	Program memory address output
17 - 10	Input	Program memory data input
CE	Quitaut	Chip enable signal output
ŌĒ	Output	Output enable signal output
VCC		+ 5V (connected with VDD)
GND	- Power supply	0V (connected with VSS)

A.C. CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Address Delay Time	t _{AD}	$V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V$	-	-	150	ns
Data Setup Time	t _{is}	C _L = 100pF	150	-	-	ns
Data Hold Time	t _{iH}	Topr = - 40 to 70°C	50		-	ns

NOTES FOR USE

(1) Program memory

Figure 1 shows the program storage area. The 47C034 has a data table at addresses 2000-217F_H (48 characters \times 16 bits) for on-screen display data so that characters and symbols can be displayed on TV screens. Thus, a 64k EPROM is not used.





Figure 1. Program area

Note. When using the 47C034 to check 47C635 operation, place data conversion tabels at two locations. With the 47C434, permanent data are placed at addresses 0000-0FFF_H but, when the 47C034 is used, it is necessary to put the same data that is at addresses 0000-0FFF_H at 1000_H and following addresses. Also, with the 47C634 and 47C635, the permanent data at addresses 1000-17FF_H are read out when the permanent data at addresses 1800-1FFF_H are accessed.

(2) Data table for on-screen display (OSD)

With the 47C034, an OSD display character ROM is generated inside the EPROM used. The characters configured using the data loaded to EPROM addresses 2000-217F_H are display on the TV screen, therefore, characters can be freely set by the user. When a program is being submitted, write the character data to 2000_H and the following addresses. Figure 1-2 shows typical character (8 \times 8 bits) addresses and data. Figure 1-3 shows a list of standard patterns in hexadecimal.



Note. The data area for one character is 8 bytes. The starting address is the value entered at the character ROM address (00-2F_H) specified by the upper 6 bits of the 9-bit program area (000-17F_H).

(3) Input/outpu ports

The input/output circuit for the 47C034 input/output ports is the same as that of the 47C434/634 and 47C635 (code : PC), except that a pulldown resistor is not built into the K0 port. When using as code PB or PC evaluators, it is necessary to connect an external resistor.




Figure 4. I/O code and external circuitry

Note. The 47C434/634 do not have built-in P1, P2 and R3 ports. Also, the 47C034 pins R40-R43 and R50 form a tristate output buffer; therefore, caution is required when using as the 47C434/634 code PF. This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.