


# 2-Phase Stepper-Motor Driver Bipolar-IC

**TLE 4729 G** 

#### **Features**

- 2 × 0.7 amp. full bridge outputs
- Integrated driver, control logic and current control (chopper)
- Very low current consumption in inhibit mode
- Fast free-wheeling diodes
- Max. supply voltage 45 V
- Output stages are free of crossover current
- Offset-phase turn-ON of output stages
- All outputs short-circuit proof
- Error-flag for overload, open load, over-temperature
- SMD package P-DSO-24-3



Туре	Ordering Code	Package
TLE 4729 G	Q67006-A9225	P-DSO-24-3 (SMD)

### **Functional Description**

TLE 4729 G is a bipolar, monolithic IC for driving bipolar stepper motors, DC motors and other inductive loads that operate by constant current. It is fully pin and function compatible except the current programming is inverse to the TLE 4729 G with an additional inhibit feature. The control logic and power output stages for two bipolar windings are integrated on a single chip which permits switched current control of motors with 0.7 A per phase at operating voltages up to 16 V.

The direction and value of current are programmable for each phase via separate control inputs. In the case of low at all four current program inputs the device is switched to inhibit mode automatically. A common oscillator generates the timing for the current control and turn-on with phase offset of the two output stages. The two output stages in full-bridge configuration include fast integrated freewheeling diodes and are free of crossover current. The device can be driven directly by a microprocessor in several modes by programming phase direction and current control of each bridge independently.



With the two error outputs the TLE 4729 G signals malfunction of the device. Setting the control inputs high resets the error flag and by reactivating the bridges one by one the location of the error can be found.

### **Pin Configuration**

(top view)




Figure 1



### **Pin Definitions and Functions**

Pin	Function									
1, 2, 23, 24	_	Digital control inputs IX0, IX1 for the magnitude of the current of the particular phase.								
	$I_{\rm set}$ = 450 mA with $R_{\rm sense}$ = 1 $\Omega$									
	IX1 IX0	<b>Phase Current</b>	Example of Motor Status							
	L L	0	No current <sup>1)</sup>							
	L H	$0.155 \times I_{\text{set}}$	Hold							
	H L	$I_{set}$	Normal mode							
	н н	$1.55 \times I_{\text{set}}$	Accelerate							
		<ol> <li>"No current" in both bridges inhibits the circuit and current consumption will sink below 50 μA (inhibit-mode)</li> </ol>								
3		al the phase current fl	t through phase winding 1. ows from Q11 to Q12, on L-potential							
5 8, 17 20	Ground; all p	Ground; all pins are connected at leadframe internally.								
4	Oscillator; w	orks at approx. 25 kH	Iz if this pin is wired to ground across							
10	Resistor R <sub>1</sub> f	or sensing the currer	nt in phase 1.							
9, 12	Push-pull ou diodes.	tputs Q11, Q12 for p	hase 1 with integrated free-wheeling							
11		lytic capacitor of at le	as close as possible to the IC, with a east 47 μF in parallel with a ceramic							
14	-	ut; signals with "low" outputs or over-tempe	the errors: short circuit to ground of erature.							
13, 16	Push-pull ou diodes.	tputs Q22, Q21 for p	hase 2 with integrated free-wheeling							
15	Resistor R <sub>2</sub> f	or sensing the currer	nt in phase 2.							
21	-	<b>Error 1 output</b> ; signals with "low" the errors: open load or short circuit to $+V_{\rm S}$ of one or more outputs or short circuit of the load or over-								
22		e phase current flows	t flow through phase winding 2. On from Q21 to Q22, on L-potential in							

Data Sheet 3 2001-04-09



### **Block Diagram**




Figure 2



### **Absolute Maximum Ratings**

 $T_{\rm j}$  = - 40 to 150 °C

Parameter	Symbol	Limit	Values	Unit	Remarks
		min.	max.		
Supply voltage	$V_{S}$	- 0.3	45	V	_
Error outputs	$V_{Err}$	- 0.3	45	V	_
	$I_{Err}$	-	3	mA	_
Output current	$I_{Q}$	<b>–</b> 1	1	Α	_
Ground current	$I_{GND}$	-2	_	Α	_
Logic inputs	$V_{IXX}$	<b>– 15</b>	15	V	IXX; Phase 1, 2
Oscillator voltage	$V_{OSC}$	- 0.3	6	V	_
$R_1$ , $R_2$ input voltage	$V_{RX}$	- 0.3	5	V	_
Junction temperature	$T_{j}$	- 40	150	°C	
Storage temperature	$T_{stg}$	- 50	150	°C	_
Thermal resistances Junction-ambient Junction-ambient (soldered on a 35 µm thick 20 cm <sup>2</sup> PC board copper area)	R <sub>th ja</sub> R <sub>th ja</sub>		75 50	K/W K/W	
Junction-case	$R_{thjc}$	_	15	K/W	Measured on pin 5

### **Operating Range**

Supply voltage	$V_{S}$	5	16	V	_
Case temperature	$T_{C}$	- 40	110	°C	Measured on pin 5 $P_{\text{diss}} = 2 \text{ W}$
Output current	$I_{Q}$	- 800	800	mA	_
Logic inputs	$V_{IXX}$	<b>-</b> 5	+ 6	V	IXX; Phase 1, 2
Error outputs	$V_{Err} \ I_{Err}$	_ 0	25 1	V mA	



### **Characteristics**

Parameter	Symbol	Liı	mit Val	ues	Unit	<b>Test Condition</b>
		min.	typ.	max.		
Current Consumption						
From + $V_S$	$I_{\mathbb{S}}$	_	_	50	μΑ	IXX = L; $V_S$ = 12 $T_i \le 85  ^{\circ}\text{C}$
From + $V_{S}$	$I_{S}$	20	30	50	mA	$I_{Q1, 2} = 0 \text{ A}$
Oscillator						
Output charging current	$I_{OSC}$	90	120	150	μΑ	_
Charging threshold	$V_{OSCL}$	0.8	1.3	1.9	V	_
Discharging threshold	$V_{OSCH}$	1.7	2.3	2.9	V	_
Frequency	fosc	18	24	30	kHz	$C_{\rm OSC}$ = 2.2 nF
Phase Current ( $V_S = 9$ Mode "no current"	. 16 V)		0	<u> </u>	mA	IX0 = L; IX1 = L
Voltage threshold of current Comparator at $R_{\rm sense}$ in mode:						
Hold	$V_{ch}$	40	70	100	mV	IX0 = H; IX1 = L
Setpoint	$V_{cs}^{on}$	410	450	510	mV	IX0 = L; IX1 = H
Accelerate	$V_{ca}$	630	700	800	mV	IX0 = H; IX1 = H
Logic Inputs (Phase X)						
Threshold	$V_{I}$	1.2	1.7	2.2	V	_
Hysteresis	$V_{IHy}$	_	200	-	mV	_
	$I_{IL}$	<b>– 10</b>	<b>– 1</b>	1	μΑ	$V_{\rm I}$ = 1.2 V
L-input current	!L			_		$V_{\rm I} = 0 \text{ V}$
L-input current L-input current	$I_{IL}^{IL}$	<b>– 100</b>	- 20	- 5	μΑ	$V_1 = 5 \text{ V}$

Threshold	$V_{l}$	0.8	1.7	2.2	V	_
Hysteresis	$V_{IHV}$	_	200	_	mV	_
L-input current	$I_{IL}$	<b>– 100</b>	_	+ 5	μΑ	$V_{I} = 0 \; V$
H-input current	$I_{IH}$	5	20	50	μΑ	$V_{I}$ = 5 V



### Characteristics (cont'd)

 $V_{\rm S}$  = 6 to 16 V;  $T_{\rm j}$  = - 40 to 130  $^{\circ}{\rm C}$ 

Parameter	Symbol	Symbol Limit Values				<b>Test Condition</b>
		min.	typ.	max.		
Error Outputs						
Saturation voltage Leakage current	$V_{\sf ErrSat} \ I_{\sf ErrL}$	50 -	200	500 10	mV μA	$I_{\text{Err}}$ = 1 mA $V_{\text{Err}}$ = 25 V
Thermal Protection			•			
Shutdown Prealarm Delta	$T_{ m jsd} \ T_{ m jpa} \ \Delta T_{ m i}$	140 120 10	150 130 20	160 140 30	°C °C K	$I_{Q1, 2} = 0 \text{ A}$ $V_{Err} = L$ $\Delta T_i = T_{isd} - T_{ipa}$
Bolla	<u></u>	. •	1-5	55	' `	i i i i i i i i i i i i i i i i i i i

20

20

K

K

### **Power Outputs**

Hysteresis shutdown

Hysteresis prealarm

**Diode Transistor Sink Pair** 

(D13, T13; D14, T14; D23, T23; D24, T24)

 $T_{\mathsf{jsdhy}}$ 

 $T_{jpahy}$ 

•	·					
Saturation voltage	$V_{satI}$	0.1	0.3	0.5	V	$I_{\rm Q} = -0.45  {\rm A}$
Saturation voltage	$V_{satl}$	0.2	0.5	0.8	V	$I_{Q} = -0.7 \text{ A}$
Reverse current	$I_{RI}$	500	1000	1500	μΑ	$V_{\rm S} = V_{\rm Q} = 40 \text{ V}$
Forward voltage	$V_{FI}$	0.6	0.9	1.2	V	$I_{\rm Q} = 0.45 \; {\rm A}$
Forward voltage	$V_{FI}$	0.7	1.0	1.3	V	$I_{\rm Q} = 0.7  {\rm A}$

### **Diode Transistor Source Pair**

(T11, D11; T12, D12; T21, D21; T22, D22)

<u> </u>	, ,	<u>, ,                                  </u>				
Saturation voltage	$V_{satuC}$	0.6	1.0	1.2	V	$I_{\rm Q}$ = 0.45 A; charge
Saturation voltage	$V_{\sf satuD}$	0.1	0.3	0.6	V	$I_{\rm Q} = 0.45 \text{ A};$
						discharge
Saturation voltage	$V_{\sf satuC}$	0.7	1.2	1.5	V	$I_{\rm Q}$ = 0.7 A; charge
Saturation voltage	$V_{\sf satuD}$	0.2	0.5	0.8	V	$I_{Q} = 0.7 \text{ A};$
						discharge
Reverse current	$I_{Ru}$	400	800	1200	μΑ	$V_{\rm S} = 40  \rm V,  V_{\rm Q} = 0  \rm V$
Forward voltage	$V_{Fu}$	0.7	1.0	1.3	V	$I_{\rm Q} = -0.45  {\rm A}$
Forward voltage	$V_{Fu}$	8.0	1.1	1.4	V	$I_{\rm Q} = -0.7  {\rm A}$
Diode leakage current	$I_{SL}$	0	3	10	mΑ	$I_{\rm F} = -0.7  {\rm A}$



### Characteristics (cont'd)

 $V_{\rm S}$  = 6 to 16 V;  $T_{\rm j}$  = - 40 to 130  $^{\circ}{\rm C}$ 

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Error Output Timing						
Time Phase X to IXX	$t_{Pl}$	_	5	20	μs	_
Time IXX to Phase X	$t_{IP}$	_	12	100	μs	
Delay Phase X to Error 2	$t_{PEsc}$	_	45	100	μs	
Delay Phase X to Error 1	$t_{PEol}$	_	15	50	μs	
Delay IXX to Error 2	$t_{IEsc}$	_	30	80	μs	
Reset delay after Phase X	$t_{RP}$	_	3	10	μs	
Reset delay after IXX	$t_{RI}$	_	1	5	μs	

For details see next four pages.


These parameters are not 100% tested in production, but guaranteed by design.




### **Diagrams**

Timing between IXX and Phase X to prevent setting the error flag Operating conditions:

+  $V_{\rm S}$  = 14 V,  $T_{\rm j}$  = 25 °C,  $I_{\rm err}$  = 1 mA, load = 3.3 mH, 1  $\Omega$ 



If  $t_{Pl}$  < typ. 5  $\mu$ s, an error "open load" will be set.




If  $t_{IP}$  < typ. 12 µs, an error "open load" will be set.



This time strongly depends on +  $V_{\rm S}$  and inductivity of the load, see diagram below.


### Time $t_{\text{IP}}$ vs. Load Inductivity




### **Propagation Delay of the Error Flag**


Operating conditions:

+ 
$$V_{\rm S}$$
 = 14 V,  $T_{\rm j}$  = 25 °C,  $I_{\rm err}$  = 1 mA, load = 3.3 mH, 1  $\Omega$ 










 $t_{\mathsf{IEsc}}$  is also measured under the condition: begin of short circuit to GND till error flag set.




d) IXX = H, reset of error flag when error condition is not true.



typ. *t*<sub>RP</sub>: 3 μs


e) Phase X = H or L, const.; reset of error flag when error condition is not true.




typ.  $t_{RI}$ : 1  $\mu$ s




### Quiescent Current $I_{\rm S}$ vs. Supply Voltage $V_{\rm S}$ ; bridges not chopping; $T_{\rm j}$ = 25 °C




### Quiesc. Current $I_{\rm S}$ vs. Junct. Temp. $T_{\rm j}$ ; bridges not chopping, $V_{\rm S}$ = 14 V



# Oscillator Frequency $f_{\rm Osc}$ vs. Junction Temperature $T_{\rm j}$




### Output Current $I_{\rm QX}$ vs. Junction Temperature $T_{\rm i}$







### Output Saturation Voltages $V_{\rm sat}$ vs. Output Current $I_{\rm Q}$




# Typical Power Dissipation $P_{\mathrm{tot}}$ vs. Output Current $I_{\mathrm{Q}}$ (non stepping)



### Forward Current $I_{\rm F}$ of Free-Wheeling Diodes vs. Forward Voltages $V_{\rm F}$




# Permissible Power Dissipation $P_{\rm tot}$ vs. Case Temp. $T_{\rm C}$ (measured at pin 5)







### Input Characteristics of $I_{\rm XX}$ , Phase X



### **Output Leakage Current**



Quiescent Current  $I_{\rm S}$  vs. Supply Voltage  $V_{\rm S}$ ; inhibit mode;  $T_{\rm j}$  = 25 °C








Figure 3 Application Circuit






Figure 4 Test Circuit






Figure 5 Full Step Operation






Figure 6 Half Step Operation






Figure 7 Current Control in Chop-Mode






Figure 8 Phase Reversal and Inhibit



### **Calculation of Power Dissipation**

The total power dissipation  $P_{\text{tot}}$  is made up of

Saturation losses  $P_{sat}$  (transistor saturation voltage and diode forward voltages),

Quiescent losses  $P_{q}$  (quiescent current times supply voltage) and

Switching losses  $P_s$  (turn-ON / turn-OFF operations).

The following equations give the power dissipation for chopper operation without phase reversal.

This is the worst case, because full current flows for the entire time and switching losses occur in addition.

$$P_{\text{tot}} = 2 \times P_{\text{sat}} + P_{\text{q}} + 2 \times P_{\text{s}}$$
 where

$$P_{\text{sat}} \cong I_{\text{N}} \{V_{\text{satI}} \times d + V_{\text{Fu}} (1 - d) + V_{\text{satuC}} \times d + V_{\text{satuD}} (1 - d)\}$$
  
 $P_{\text{q}} = I_{\text{q}} \times V_{\text{S}}$ 

$$P_{q} \cong \frac{V_{S}}{T} \left\{ \frac{i_{D} \times t_{DON}}{2} + \frac{(i_{D} + i_{R}) \times t_{ON}}{4} + \frac{I_{N}}{2} (t_{DOFF} + t_{OFF}) \right\}$$

 $I_N$  = Nominal current (mean value)

 $I_{\rm o}$  = Quiescent current

 $i_D$  = Reverse current during turn-on delay

 $i_{R}$  = Peak reverse current

 $t_{\rm p}$  = Conducting time of chopper transistor

 $t_{ON}$  = Turn-ON time

 $t_{OFF} = Turn-OFF time$ 

 $t_{DON}$  = Turn-ON delay

 $t_{DOFF}$  = Turn-OFF delay T = Cycle duration

 $d = \text{Duty cycle } t_p / T$ 

 $V_{\text{satl}}$  = Saturation voltage of sink transistor (TX3, TX4)

 $V_{\mathrm{satuC}}$ = Saturation voltage of source transistor (TX1, TX2) during charge cycle

 $V_{\text{satuD}}$ = Saturation voltage of source transistor (TX1, TX2) during discharge cycle

 $V_{\text{Fu}}$  = Forward voltage of free-wheeling diode (DX1, DX2)

 $V_{S}$  = Supply voltage






Figure 9




Figure 10 Voltage and Current on Chopper Transistor



#### **Application Hints**

The TLE 4729 G is intended to drive both phases of a stepper motor. Special care has been taken to provide high efficiency, robustness and to minimize external components.

#### **Power Supply**

The TLE 4729 G will work with supply voltages ranging from 5 V to 16 V at pin  $V_{\rm S}$ . Surges exceeding 16 V at  $V_{\rm S}$  wont harm the circuit up to 45 V, but whole function is not guaranteed. As soon as the voltage drops below approximately 16 V the TLE 4729 G works promptly again.

As the circuit operates with chopper regulation of the current, interference generation problems can arise in some applications. Therefore the power supply should be decoupled by a  $0.1\,\mu\text{F}$  ceramic capacitor located near the package. Unstabilized supplies may even afford higher capacities.

#### **Inhibit Mode**

In the case of low at all four current program inputs IXX the device will switch into inhibit condition; the current consumption is reduced to very low values.

When starting operation again, i.e. putting at least one IXX to high potential, the Error 1 output signals an open load error if the corresponding phase input is high. The error is reset by first recirculation in chop mode.

### **Current Sensing**

The current in the windings of the stepper motor is sensed by the voltage drop across  $R_{\rm sense}$ . Depending on the selected current internal comparators will turn off the sink transistor as soon as the voltage drop reaches certain thresholds (typical 0 V, 0.07 V, 0.45 V and 0.7 V). These thresholds are not affected by variations of  $V_{\rm S}$ . Consequently instabilized supplies will not affect the performance of the regulation. For precise current level it must be considered, that internal bounding wire (typ. 60 m $\Omega$ ) is a part of  $R_{\rm sense}$ .

Due to chopper control fast current rises (up to 10 A/ $\mu$ s) will occur at the sensing resistors. To prevent malfunction of the current sensing mechanism  $R_{\rm sense}$  should be pure ohmic. The resistors should be wired to GND as directly as possible. Capacitive loads such as long cables (with high wire to wire capacity) to the motor should be avoided for the same reason.

### **Synchronizing Several Choppers**

In some applications synchrone chopping of several stepper motor drivers may be desirable to reduce acoustic interference. This can be done by forcing the oscillator of the TLE 4729 G by a pulse generator overdriving the oscillator loading currents (approximately  $\pm$  120  $\mu\text{A}$ ). In these applications low level should be between 0 V and 0.8 V while high level should between 3 V and 5 V.



### **Application Hints** (cont'd)

#### **Optimizing Noise Immunity**

Unused inputs should always be wired to proper voltage levels in order to obtain highest possible noise immunity.

To prevent crossconduction of the output stages the TLE 4729 G uses a special break before make timing of the power transistors. This timing circuit can be triggered by short glitches (some hundred nanoseconds) at the phase inputs causing the output stage to become high resistive during some microseconds. This will lead to a fast current decay during that time. To achieve maximum current accuracy such glitches at the phase inputs should be avoided by proper control signals.

To lower EMI a ceramic capacitor of max. 3 nF is advisable from each output to GND.

#### Thermal Shut Down

To protect the circuit against thermal destruction, thermal shut down has been implemented.

#### **Error Monitoring**

The error outputs signal corresponding to the logic table the errors described below.

#### Logic Table

Kir	nd of Error		Error Output					
		Error 1	Error 2					
a)	No error	Н	Н					
b)	Short circuit to GND	Н	L					
c)	Open load <sup>1)</sup>	L	Н					
d)	b) and c) simultaneously	Н	L					
e)	Temperature prealarm	L	L					

<sup>1)</sup> Also possible: short circuit to +  $V_S$  or short circuit of the load.

**Over-Temperature** is implemented as pre-alarm; it appears approximately 20 K before thermal shut down. To detect an **open load**, the recirculation of the inductive load is watched. If there is no recirculation after a phase change-over, an internal error flipflop is set. Because in most kinds of **short circuits** there won't flow any current through the motor, there will be no recirculation after a phase change-over, and the error flipflop for open load will be set, too. Additionally an **open load error** is signaled after a phase change-over during hold mode.



Only in the case of a **short circuit to GND**, the most probably kind of a short circuit in automotive applications, the malfunction is signaled dominant (see d) in logic table) by a separate error flag. Simultaneously the output current is disabled after 30  $\mu$ s to prevent disturbances.

A phase change-over or putting both current control inputs of the affected bridge on low potential resets the error flipflop. Being a separate flipflop for every bridge, the error can be located in easy way.



### **Package Outlines**

### P-DSO-24-3 (Plastic Dual Small Outline Package) 0.35 x 45° 7.6 <sub>-<u>0.2</u></sub> 0.4 +0.8 1.27 0.35 +0.152) 10.3 ±0.3 ⊕ 0.2 ] 24x □ 0.1 15.6<sub>-0.4</sub>1) Index Marking 1) Does not include plastic or metal protrusions of 0.15 max rer side 2) Does not include dambar protrusion of 0.05 max per side GPS05144

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book "Package Information".
SMD = Surface Mounted Device

### This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.