www.ti.com

DS25BR100 / DS25BR101 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization

Check for Samples: DS25BR100

FEATURES

- DC 3.125 Gbps Low Jitter, High Noise Immunity, Low Power Operation
- Receive Equalization Reduces ISI Jitter Due to Media Loss
- Transmit Pre-Emphasis Drives Lossy Backplanes and Cables
- On-Chip 100Ω Input and Output Termination:
 - Minimizes Insertion and Return Losses
 - Reduces Component Count
 - Minimizes Board Space
- DS25BR101 Eliminates On-Chip Input Termination for Added Design Flexibility
- 7 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 3 mm x 3 mm WSON-8 Space Saving Package

APPLICATIONS

- Clock and Data Buffering
- Metallic Cable Driving and Equalization
- FR-4 Equalization


DESCRIPTION

The DS25BR100 and DS25BR101 are single channel 3.125 Gbps LVDS buffers optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced metallic cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR100 and DS25BR101 feature transmit pre-emphasis (PE) and receive equalization (EQ), making them ideal for use as a repeater device. Other LVDS devices with similar IO characteristics include the following products. The DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, while the DS25BR110 features four levels of equalization for use as an optimized receiver device. The DS25BR150 is a buffer/repeater with the lowest power consumption and does not feature transmit pre-emphasis nor receive equalization.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires minimal space on the board while the flow-through pinout allows easy board layout. On the DS25BR100 the differential input and output is internally terminated with a 100Ω resistor to lower return losses, reduce component count and further minimize board space. For added design flexibility the 100Ω input terminations on the DS25BR101 have been eliminated. This elimination enables a designer to adjust the termination for custom interconnect topologies and layout.

Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are the property of their respective owners.



Device Information


Device	Function	Termination Option	Available Signal Conditioning
DS25BR100	Buffer / Repeater	Internal 100Ω for LVDS inputs	2 Levels: PE and EQ
DS25BR101	Buffer / Repeater	External termination required	2 Levels: PE and EQ
DS25BR110	Receiver	Internal 100Ω for LVDS inputs	4 Levels: EQ
DS25BR120	Driver	Internal 100Ω for LVDS inputs	4 Levels: PE
DS25BR150	Buffer / Repeater	Internal 100Ω for LVDS inputs	None

Block Diagram



DS25BR101 eliminates 100Ω input termination.

Pin Diagram



PIN DESCRIPTIONS

Pin Name	Pin Name	Pin Type	Pin Description
EQ	1	Input	Equalizer select pin.
IN+	2	Input	Non-inverting LVDS input pin.
IN-	3	Input	Inverting LVDS input pin.
PE	4	Input	Pre-emphasis select pin.
NC	5	NA	"NO CONNECT" pin.
OUT-	6	Output	Inverting LVDS output pin.
OUT+	7	Output	Non-inverting LVDS Output pin.
VCC	8	Power	Power supply pin.
GND	DAP	Power	Ground pad (DAP - die attach pad).

Control Pins (PE and EQ) Truth Table

EQ	PE	Equalization Level	Pre-emphasis Level
0	0	Low (Approx. 4 dB at 1.56 GHz)	Off
0	1	Low (Approx. 4 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)
1	0	Medium (Approx. 8 dB at 1.56 GHz)	Off
1	1	Medium (Approx. 8 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)

Product Folder Links: DS25BR100





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Absolute Maximum Matings		
Supply Voltage (V _{CC})	-0.3V to +4V	
LVCMOS Input Voltage (EQ, PE)		-0.3V to (V _{CC} + 0.3V)
LVDS Input Voltage (IN+, IN−)		-0.3V to +4V
Differential Input Voltage VID (DS25BR100)		1V
LVDS Differential Input Voltage (DS25BR101)		V _{CC} + 0.6V
LVDS Output Voltage (OUT+, OUT-)		-0.3V to (V _{CC} + 0.3V)
LVDS Differential Output Voltage ((OUT+) - (OUT-))		0V to 1V
LVDS Output Short Circuit Current Duration		5 ms
Junction Temperature		+150°C
Storage Temperature Range		−65°C to +150°C
Lead Temperature Range	Soldering (4 sec.)	+260°C
Manimum Dealers Device Dissipation at 25°C	NGQ0008A Package	2.08W
Maximum Package Power Dissipation at 25°C	Derate NGQ0008A Package	16.7 mW/°C above +25°C
Designs Thermal Designs	θ_{JA}	+60.0°C/W
Package Thermal Resistance	θ_{JC}	+12.3°C/W
	HBM ⁽³⁾	≥7 kV
ESD Susceptibility	MM ⁽⁴⁾	≥250V
	CDM ⁽⁵⁾	≥1250V

^{(1) &}quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V _{ID}) (DS25BR100 only)			1.0	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C

Product Folder Links: DS25BR100



DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified (1)(2)(3)

	Parameter	Test Conditions	Min	Тур	Max	Units
LVCMC	OS INPUT DC SPECIFICATIONS (EQ, PE)			1		
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	V _{IN} = 3.6V V _{CC} = 3.6V		0	±10	μA
I _{IL}	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μA
V_{CL}	Input Clamp Voltage	I _{CL} = −18 mA, V _{CC} = 0V		-0.9	-1.5	V
LVDS	OUTPUT DC SPECIFICATIONS (OUT+, OUT-)					
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV_{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
Vos	Offset Voltage		1.05	1.2	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
los	Output Short Circuit Current ⁽⁴⁾	OUT to GND, PE = 0		-35	-55	mA
		OUT to V_{CC} , PE = 0		7	55	mA
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
LVDS I	NPUT DC SPECIFICATIONS (IN+, IN-)					
V_{ID}	Input Differential Voltage ⁽⁵⁾		0		1	V
V_{TH}	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC}-0.05V$		0	+100	mV
V_{TL}	Differential Input Low Threshold		-100	0		mV
V_{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	V
I _{IN}	Input Current	V _{IN} = GND or 3.6V V _{CC} = 3.6V or 0.0V		±1	±10	μA
C _{IN}	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R _{IN}	Input Termination Resistor ⁽⁶⁾	Between IN+ and IN-		100		Ω
SUPPL	Y CURRENT		•			
I _{CC}	Supply Current	EQ = 0, PE = 0		35	43	mA

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD}.
- (3) Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.
- (5) Input Differential Voltage (V_{ID}) The DS25BR100 limits input amplitude to 1 volt. The DS25BR101 supports any V_{ID} within the supply voltage to GND range.
- (6) Input Termination Resistor (R_{IN}) The DS25BR100 provides an integrated 100 ohm input termination for the high speed LVDS pair. The DS25BR101 eliminates this internal termination.



AC Electrical Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified (2)(3)

	Parameter	Test Co	Test Conditions			Max	Units
LVDS	OUTPUT AC SPECIFICATIONS (OUT+, OUT-)	·					
t _{PHLD}	Differential Propagation Delay High to Low	D 4000			350	465	ps
t _{PLHD}	Differential Propagation Delay Low to High	$R_L = 100\Omega$			350	465	ps
t _{SKD1}	Pulse Skew t _{PLHD} - t _{PHLD} (4)				45	100	ps
t _{SKD2}	Part to Part Skew ⁽⁵⁾				45	150	ps
t _{LHT}	Rise Time	P - 1000			80	150	ps
t _{HLT}	Fall Time	$R_L = 100\Omega$			80	150	ps
JITTEF	R PERFORMANCE WITH PE = OFF AND EQ = LO	W ⁽⁶⁾⁽⁷⁾					
t _{RJ1A}		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps
t _{RJ2A}	Random Jitter (RMS Value) Input Test Channel D ⁽⁸⁾	V _{CM} = 1.2V Clock (RZ) PE = 0, EQ = 0	3.125 Gbps		0.5	1	ps
t _{DJ1A}		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		1	16	ps
t _{DJ2A}	Deterministic Jitter (Peak to Peak) Input Test Channel D ⁽⁹⁾	$V_{CM} = 1.2V$ K28.5 (NRZ) PE = 0, EQ = 0	3.125 Gbps		11	31	ps
t _{TJ1A}		V _{ID} = 350 mV	2.5 Gbps		0.03	0.09	UI _{P-P}
t _{TJ2A}	Total Jitter (Peak to Peak) Input Test Channel D ⁽¹⁰⁾	$V_{CM} = 1.2V$ PRBS-23 (NRZ) PE = 0, EQ = 0	3.125 Gbps		0.06	0.14	UI _{P-P}
JITTER	PERFORMANCE WITH PE = OFF AND EQ = ME	DIUM ⁽⁶⁾⁽⁷⁾	-	"	I		
t _{RJ1B}		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps
t _{RJ2B}	Random Jitter (RMS Value) Input Test Channel E ⁽⁸⁾	V _{CM} = 1.2V Clock (RZ) PE = 0, EQ = 1	3.125 Gbps		0.5	1	ps
t _{DJ1B}		V _{ID} = 350 mV	2.5 Gbps		10	29	ps
t _{DJ2B}	Deterministic Jitter (Peak to Peak) Input Test Channel E (9)	V _{CM} = 1.2V K28.5 (NRZ) PE = 0, EQ = 1	3.125 Gbps		27	43	ps
t _{TJ1B}		V _{ID} = 350 mV	2.5 Gbps		0.07	0.12	UI _{P-P}
t _{TJ2B}	Total Jitter (Peak to Peak) Input Test Channel E ⁽¹⁰⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 0, EQ = 1	3.125 Gbps		0.12	0.17	UI _{P-P}

- (1) Specification is ensured by characterization and is not tested in production.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) t_{SKD1}, |t_{PLHD} = t_{PHLD}|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (5) t_{SKD2}, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
- (6) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD}.
- (7) Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (8) Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
- (9) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Product Folder Links: DS25BR100

(10) Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.



AC Electrical Characteristics⁽¹⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified (2)(3)

	Parameter	Test Co	Min	Тур	Max	Units	
JITTER	R PERFORMANCE WITH PE = MEDIUM AND	EQ = LOW ⁽¹¹⁾⁽¹²⁾					
t _{RJ1C}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2C}	Input Test Channel D Output Test Channel B ⁽¹³⁾	V _{CM} = 1.2V Clock (RZ) PE = 1, EQ = 0	3.125 Gbps		0.5	1	ps
t _{DJ1C}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		29	57	ps
t _{DJ2C}	Input Test Channel D Output Test Channel B ⁽¹⁴⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 1, EQ = 0	3.125 Gbps		29	51	ps
t _{TJ1C}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.10	0.19	UI _{P-P}
t _{TJ2C}	Input Test Channel D Output Test Channel B ⁽¹⁵⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 0	3.125 Gbps		0.13	0.22	UI _{P-P}
JITTER	PERFORMANCE WITH PE = MEDIUM AND	$EQ = MEDIUM^{(11)(12)}$	<u> </u>				
t _{RJ1D}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1.1	ps
t _{RJ2D}	Input Test Channel E Output Test Channel B ⁽¹³⁾	V _{CM} = 1.2V Clock (RZ) PE = 1, EQ = 1	3.125 Gbps		0.5	1	ps
t _{DJ1D}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		41	77	ps
t _{DJ2D}	Input Test Channel E Output Test Channel B ⁽¹⁴⁾	V _{CM} = 1.2V K28.5 (NRZ) PE = 1, EQ = 1	3.125 Gbps		46	98	ps
t _{TJ1D}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.13	0.20	UI _{P-P}
t _{TJ2D}	Input Test Channel E Output Test Channel B ⁽¹⁵⁾	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 1	3.125 Gbps		0.19	0.30	UI _{P-P}

⁽¹¹⁾ Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

⁽¹²⁾ Input Differential Voltage (V_{ID}) The DS25BR100 limits input amplitude to 1 volt. The DS25BR101 supports any V_{ID} within the supply voltage to GND range.

⁽¹³⁾ Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

⁽¹⁴⁾ Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

⁽¹⁵⁾ Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.



Typical Performance Characteristics




Figure 1. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




Figure 3. A 3.125 Gbps NRZ PRBS-7 After 60" Differential FR-4 Stripline V:125 mV / DIV, H:50 ps / DIV




Figure 5. An Equalized (with PE and EQ) 2.5 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 16) V:125 mV / DIV, H:75 ps / DIV





Figure 2. A 2.5 Gbps NRZ PRBS-7 After 60" Differential FR-4 Stripline V:125 mV / DIV, H:75 ps / DIV



CAT5e LENGTH (m)
Figure 4. Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length





Figure 6. An Equalized (with PE and EQ) 3.125 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 16) V:125 mV / DIV, H:50 ps / DIV



Typical Performance Characteristics (continued)



 $V_{CC} = 3.3V$ T_A = 25℃ TOTAL RESIDUAL JITTER (ps) 125 NRZ PRBS-7 2.5 Gbps 100 PE = Off 75 30" FR4, EQ = Medium 50 15" FR4. EQ = Low 25 0.25 0.55 0.70 0.85 1.00 0.40 DIFFERENTIAL INPUT VOLTAGE (V)

Figure 7. Total Jitter as a Function of Data Rate




Figure 8. Total Jitter as a Function of Input Amplitude




Figure 9. Power Supply Current as a Function of Frequency

Figure 10. Total Jitter as a Function of Data Rate




Figure 11. Total Jitter as a Function of Input Amplitude



APPLICATION INFORMATION

DC Test Circuits




Figure 12. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




Figure 13. Differential Driver AC Test Circuit

NOTE

DS25BR101 requires external 100Ω input termination.




Figure 14. Propagation Delay Timing Diagram




Figure 15. LVDS Output Transition Times

Copyright © 2007–2013, Texas Instruments Incorporated



Pre-Emphasis and Equalization Test Circuits




Figure 16. Pre-emphasis and Equalization Performance Test Circuit

NOTE

DS25BR101 requires external 100Ω input termination.




Figure 17. Equalization Performance Test Circuit

NOTE

DS25BR101 requires external 100Ω input termination.




Figure 18. Test Channel Description



Test Channel Loss Characteristics

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length	Insertion Loss (dB)								
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz			
Α	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8			
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6			
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7			
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8			
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9			
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0			

Device Operation

INPUT INTERFACING

The DS25BR100/101 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR100/101 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers.

The DS25BR100 inputs are internally terminated with a 100Ω resistor for optimal device performance, reduced component count, and minimum board space. External input terminations on the DS25BR101 need to be placed as close as possible to the device inputs to achieve equivalent AC performance. It is recommended to use SMT resistors sized 0402 or smaller and to keep the mounting distance to the DS25BR101 pins under 200 mils.

When using the DS25BR101 in a limited multi-drop topology, any transmission line stubs should be kept very short to minimize any negative effects on signal quality. A single termination resistor or resistor network that matches the differential line impedance should be used. If DS25BR101 input pairs from two separate devices are to be connected to a single differential output, it is recommended to mount the DS25BR101 devices directly opposite of each other. One on top of the PCB and the other directly under the first on the bottom of the PCB keeps the distance between inputs equal to the PCB thickness.




Figure 19. Typical LVDS Driver DC-Coupled Interface to DS25BR100 Input




Figure 20. Typical CML Driver DC-Coupled Interface to DS25BR100 Input






Figure 21. Typical LVPECL Driver DC-Coupled Interface to DS25BR100 Input

NOTE

DS25BR101 requires external 100Ω input termination.

OUTPUT INTERFACING

The DS25BR100/101 outputs signals are compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates the typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check the respective receiver's datasheet prior to implementing the suggested interface implementation.




Figure 22. Typical Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver





REVISION HISTORY

Cł	hanges from Revision E (April 2013) to Revision F	Pa	ge
•	Changed layout of National Data Sheet to TI format		12





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS25BR100TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	2R100	Samples
DS25BR101TSD/NOPB	ACTIVE	WSON	NGQ	8	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples
DS25BR101TSDE/NOPB	ACTIVE	WSON	NGQ	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples
DS25BR101TSDX/NOPB	ACTIVE	WSON	NGQ	8	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	2R101	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficulties are frominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS25BR100TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSD/NOPB	WSON	NGQ	8	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSDE/NOPB	WSON	NGQ	8	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS25BR101TSDX/NOPB	WSON	NGQ	8	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 20-Sep-2016




*All dimensions are nominal

A MI GITTOTOTO GI O TIOTIMICI										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
DS25BR100TSD/NOPB	WSON	NGQ	8	1000	210.0	185.0	35.0			
DS25BR101TSD/NOPB	WSON	NGQ	8	1000	210.0	185.0	35.0			
DS25BR101TSDE/NOPB	WSON	NGQ	8	250	210.0	185.0	35.0			
DS25BR101TSDX/NOPB	WSON	NGQ	8	4500	367.0	367.0	35.0			



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated