

FEATURES:

- Functionally equivalent to QS3253
- 5Ω bi-directional switch connection between two ports
- Isolation under power-off conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100mA
- V_{CC} = 2.3V - 3.6V, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- Available in QSOP and TSSOP packages


DESCRIPTION:

The CBTLV3253 is a dual 1-of-4 high-speed multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.


The select (S0, S1) input controls the data flow. The multiplexer/demultiplexer switches are disabled when the output-enable (\overline{OE}) input is high.

To ensure that the device is in high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Package Type	Package Code	Order Code
TSSOP	PGG16	PGG
QSOP	PCG16	QG


ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{CC}	Supply Voltage Range	-0.5 to +4.6	V
V _I	Input Voltage Range	-0.5 to +4.6	V
	Continuous Channel Current	128	mA
I _{IK}	Input Clamp Current, V _{I/O} < 0	-50	mA
T _{STG}	Storage Temperature	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

SIMPLIFIED SCHEMATIC, EACH SWITCH



FUNCTION TABLE⁽¹⁾

ONE OF TWO 1:4 MUX/DEMUX BANKS

Inputs			Function
\overline{OE}	S1	S0	
L	L	L	A Port = B1 Port
L	L	H	A Port = B2 Port
L	H	L	A Port = B3 Port
L	H	H	A Port = B4 Port
H	X	X	Disconnect

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

OPERATING CHARACTERISTICS, T_A = 25°C⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{CC}	Supply Voltage		2.3	3.6	V
V _{IH}	High-Level Control Input Voltage	V _{CC} = 2.3V to 2.7V	1.7	—	V
		V _{CC} = 2.7V to 3.6V	2	—	
V _{IL}	Low-Level Control Input Voltage	V _{CC} = 2.3V to 2.7V	—	0.7	V
		V _{CC} = 2.7V to 3.6V	—	0.8	
T _A	Operating Free-Air Temperature		-40	85	°C

NOTE:

1. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

 Operating Conditions: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IK}	Control Inputs, Data Inputs	$V_{CC} = 3V, I_I = -18\text{mA}$		—	—	-1.2	V
I_I	Control Inputs	$V_{CC} = 3.6V, V_I = V_{CC}$ or GND		—	—	± 1	μA
I_{OZ}	Data I/O	$V_{CC} = 3.6V, V_O = 0$ or $3.6V$, switch disabled		—	—	5	μA
I_{OFF}		$V_{CC} = 0, V_I$ or $V_O = 0$ to $3.6V$		—	—	50	μA
I_{CC}		$V_{CC} = 3.6V, I_O = 0, V_I = V_{CC}$ or GND		—	—	10	μA
$\Delta I_{CC}^{(2)}$	Control Inputs	$V_{CC} = 3.6V$, one input at $3V$, other inputs at V_{CC} or GND		—	—	300	μA
C_I	Control Inputs	$V_I = 3V$ or 0		—	4	—	pF
$C_{IO(OFF)}$	A Port	$V_O = 3V$ or $0, \overline{OE} = V_{CC} = 3.3V$		—	20	—	pF
	B Port			—	6	—	
$R_{ON}^{(3)}$	$V_{CC} = 2.3V$ Typ. at $V_{CC} = 2.5V$	$V_I = 0$	$I_O = 64\text{mA}$	—	5	8	Ω
			$I_O = 24\text{mA}$	—	5	8	
		$V_I = 1.7V$	$I_O = 15\text{mA}$	—	27	40	
	$V_{CC} = 3V$	$V_I = 0$	$I_O = 64\text{mA}$	—	5	7	
			$I_O = 24\text{mA}$	—	5	7	
		$V_I = 2.4V$	$I_O = 15\text{mA}$	—	10	15	

NOTES:

- Typical values are at $V_{CC} = 3.3V, +25^{\circ}\text{C}$ ambient.
- The increase in supply current is attributable to each current that is at the specified voltage level rather than V_{CC} or GND.
- This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHING CHARACTERISTICS


Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
$t_{PD}^{(1)}$	Propagation Delay A to B or B to A	—	0.15	—	0.25	ns
t_{SEL}	Select Time S to A or B	1	4.8	1	4.5	ns
t_{EN}	Enable Time S to B	1	4.8	1	4.5	ns
t_{DIS}	Disable Time S to B	1	5.1	1	5.3	ns
t_{EN}	Output Enable Time \overline{OE} to A or B	1	5	1	4.8	ns
t_{DIS}	Output Disable Time \overline{OE} to A or B	1	5.5	1	5.4	ns

- NOTE:**
- The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance).

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	V _{CC} ⁽¹⁾ = 3.3V±0.3V	V _{CC} ⁽²⁾ = 2.5V±0.2V	Unit
V _{LOAD}	6	2 x V _{CC}	V
V _{IH}	3	V _{CC}	V
V _T	1.5	V _{CC} / 2	V
V _{LZ}	300	150	mV
V _{HZ}	300	150	mV
C _L	50	30	pF



Test Circuits for All Outputs

DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_r ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_r ≤ 2ns; t_r ≤ 2.5ns.

SWITCH POSITION

Test	Switch
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND
t _{SEL}	Open
t _{PD}	Open




Propagation Delay



Enable and Disable Times

ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV3253PGG	PGG16	TSSOP	I
	74CBTLV3253PGG8	PGG16	TSSOP	I
	74CBTLV3253QG	PCG16	QSOP	I
	74CBTLV3253QG8	PCG16	QSOP	I

Datasheet Document History

12/18/2014	Pg. 5	Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information.
05/10/2019	Pg. 2,5	Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.