



---

**LOW-COST I<sup>2</sup>C CONTROLLED DEFLECTION PROCESSOR  
FOR MULTISYNC MONITOR**

---

**FEATURES****General**

- ADVANCED I<sup>2</sup>C BUS CONTROLLED DEFLECTION PROCESSOR DEDICATED FOR HIGH-END CRT MONITORS
- SINGLE SUPPLY VOLTAGE 12V
- VERY LOW JITTER
- DC/DC CONVERTER CONTROLLER
- ADVANCED EW DRIVE
- ADVANCED ASYMMETRY CORRECTIONS
- AUTOMATIC MULTISTANDARD SYNCHRONIZATION
- VERTICAL DYNAMIC CORRECTION WAVEFORM OUTPUT
- X-RAY PROTECTION AND SOFT-START & STOP ON HORIZONTAL AND DC/DC DRIVE OUTPUTS
- I<sup>2</sup>C BUS STATUS REGISTER

**Horizontal section**

- 100 kHz maximum frequency
- Corrections of geometric asymmetry: Pin cushion asymmetry, Parallelogram
- Tracking of asymmetry corrections with vertical size and position
- Fully integrated internal horizontal moiré cancellation and moiré cancellation output

**Vertical section**

- 200 Hz maximum frequency
- Vertical ramp for DC-coupled output stage with adjustments of: C-correction, S-correction for super-flat CRT, Vertical size, Vertical position
- Vertical moiré cancellation through vertical ramp waveform
- Compensation of vertical breathing with EHT variation

**EW section**

- Symmetrical geometry corrections: Pin cushion, Keystone, Top/Bottom corners separately
- Horizontal size adjustment
- Tracking of EW waveform with Vertical size and position and adaptation to frequency
- Compensation of horizontal breathing through EW waveform

**Dynamic correction section**

- Output with vertical dynamic correction waveform for dynamic corrections like focus, brightness uniformity, ...
- Fixed on screen by means of tracking system

**DC/DC controller section**

- Step-up and step-down conversion modes
- External sawtooth configuration
- Bus-controlled output voltage
- Synchronization on hor. frequency with phase selection
- Selectable polarity of drive signal

**DESCRIPTION**

The STV6888 is a monolithic integrated circuit assembled in a 32-pin shrink dual-in-line plastic package. This IC controls all the functions related to horizontal and vertical deflection in multimode or multi-frequency computer display monitors.

The internal sync processor, combined with the powerful geometry correction block, makes the STV6888 suitable for very high performance monitors, using few external components.

Combined with other ST components dedicated for CRT monitors (microcontroller, video preamplifier, video amplifier, OSD controller) the STV6888 allows fully I<sup>2</sup>C bus-controlled computer display monitors to be built with a reduced number of external components

**ORDERING INFORMATION**

Ordering code	package
STV6888	Shrink 32

---

## Table of Contents

---

<b>1 - GLOSSARY</b> .....	<b>4</b>
<b>2 - PIN CONFIGURATION</b> .....	<b>5</b>
<b>3 - BLOCK DIAGRAM</b> .....	<b>6</b>
<b>4 - PIN FUNCTION REFERENCE</b> .....	<b>7</b>
<b>5 - QUICK REFERENCE DATA</b> .....	<b>8</b>
<b>6 - ABSOLUTE MAXIMUM RATINGS</b> .....	<b>9</b>
<b>7 - ELECTRICAL PARAMETERS AND OPERATING CONDITIONS</b> .....	<b>10</b>
7.1 - THERMAL DATA .....	10
7.2 - SUPPLY AND REFERENCE VOLTAGES .....	10
7.3 - SYNCHRONIZATION INPUTS .....	10
7.4 - HORIZONTAL SECTION .....	11
7.5 - VERTICAL SECTION .....	12
7.6 - EW DRIVE SECTION .....	14
7.7 - DYNAMIC CORRECTION OUTPUT SECTION .....	15
7.8 - DC/DC CONTROLLER SECTION .....	16
7.9 - MISCELLANEOUS .....	17
<b>8 - TYPICAL OUTPUT WAVEFORMS</b> .....	<b>18</b>
<b>9 - I<sup>2</sup>C BUS CONTROL REGISTER MAP</b> .....	<b>21</b>
<b>10 - OPERATING DESCRIPTION</b> .....	<b>25</b>
10.1 - SUPPLY AND CONTROL .....	25
10.1.1 - Power supply and voltage references .....	25
10.1.2 - I <sup>2</sup> C Bus Control .....	25
10.2 - SYNC. PROCESSOR .....	25
10.2.1 - Synchronization signals .....	25
10.2.2 - Sync. presence detection flags .....	26
10.2.3 - MCU controlled sync. selection mode .....	26
10.2.4 - Automatic sync. selection mode .....	26
10.3 - HORIZONTAL SECTION .....	26
10.3.1 - General .....	26
10.3.2 - PLL1 .....	26
10.3.3 - Voltage controlled oscillator .....	28
10.3.4 - PLL2 .....	28
10.3.5 - Dynamic PLL2 phase control .....	28
10.3.6 - Output Section .....	29
10.3.7 - Soft-start and soft-stop on H-drive .....	29
10.3.8 - Horizontal moiré cancellation .....	29


---

10.4 -VERTICAL SECTION .....	30
10.4.1 -General .....	30
10.4.2 -Vertical moiré .....	31
10.5 -EW DRIVE SECTION .....	32
10.6 -DYNAMIC CORRECTION OUTPUT SECTION .....	34
10.6.1 -Vertical dynamic correction output <a href="#">VDyCor</a> .....	34
10.7 -DC/DC CONTROLLER SECTION .....	34
10.8 -MISCELLANEOUS .....	36
10.8.1 -Safety functions .....	36
10.8.2 -Soft start and soft stop functions .....	36
10.8.3 -X-ray protection .....	36
10.8.4 -Composite output <a href="#">HLckVBk</a> .....	38
<b>11 - INTERNAL SCHEMATICS .....</b>	<b>41</b>
<b>12 - PACKAGE MECHANICAL DATA .....</b>	<b>45</b>

## 1 - GLOSSARY


<b>AC</b>	<b>A</b> lternate <b>C</b> urrent
<b>ACK</b>	<b>ACK</b> nowledge bit of I <sup>2</sup> C-bus transfer
<b>AGC</b>	<b>A</b> utomatic <b>G</b> ain <b>C</b> ontrol
<b>COMP</b>	<b>COMP</b> arator
<b>CRT</b>	<b>C</b> athode <b>R</b> ay <b>T</b> ube
<b>DC</b>	<b>D</b> irect <b>C</b> urrent
<b>EHT</b>	<b>E</b> xtra <b>H</b> igh <b>V</b> oltage
<b>EW</b>	<b>E</b> ast- <b>W</b> est
<b>H/W</b>	<b>H</b> ard <b>W</b> are
<b>HOT</b>	<b>H</b> orizontal <b>O</b> utput <b>T</b> ransistor
<b>I<sup>2</sup>C</b>	<b>I</b> nter- <b>I</b> ntegrated <b>C</b> ircuit
<b>IIC</b>	<b>I</b> nter- <b>I</b> ntegrated <b>C</b> ircuit
<b>MCU</b>	<b>M</b> icro- <b>C</b> ontroller <b>U</b> nit
<b>NAND</b>	<b>N</b> egated <b>AND</b> (logic operation)
<b>NPN</b>	<b>N</b> egative- <b>P</b> ositive- <b>N</b> egative
<b>OSC</b>	<b>OSC</b> illator
<b>PLL</b>	<b>P</b> hase- <b>L</b> ocked <b>L</b> oop
<b>PNP</b>	<b>P</b> ositive- <b>N</b> egative- <b>P</b> ositive
<b>REF</b>	<b>REF</b> erence
<b>RS, R-S</b>	<b>R</b> eset- <b>S</b> et
<b>S/W</b>	<b>S</b> oft <b>W</b> are
<b>TTL</b>	<b>T</b> ransistor <b>T</b> ransistor <b>L</b> ogic
<b>VCO</b>	<b>V</b> oltage- <b>C</b> ontrolled <b>O</b> scillator

## 2 - PIN CONFIGURATION



The diagram shows a 32-pin package with a notch at the top. The pins are numbered 1 to 32. The functions for each pin are listed in two columns. Each function name is followed by a small square box, likely representing a pin symbol or a checkbox.

H/HVSyn	1	32	VDyCor
VSyn	2	31	SDA
HLckVBk	3	30	SCL
HOscF	4	29	Vcc
HPLL2C	5	28	BOut
CO	6	27	GND
HGND	7	26	HOut
RO	8	25	XRay
HPLL1F	9	24	EWOut
HPosF	10	23	VOut
HMoiré	11	22	VCap
HFly	12	21	VGND
RefOut	13	20	VAGCCap
BComp	14	19	VOscF
BRegIn	15	18	VEHTIn
BISense	16	17	HEHTIn



## 4 - PIN FUNCTION REFERENCE

Pin	Name	Function
1	H/HVSyn	TTL compatible <b>H</b> orizontal / <b>H</b> orizontal and <b>V</b> ertical <b>S</b> ync. input
2	VSyn	TTL compatible <b>V</b> ertical <b>S</b> ync. input
3	HLckVBk	<b>H</b> orizontal PLL1 <b>L</b> ock detection and <b>V</b> ertical early <b>B</b> lanking composite output
4	HOscF	High <b>H</b> orizontal <b>O</b> scillator sawtooth threshold level <b>F</b> ilter input
5	HPLL2C	<b>H</b> orizontal <b>PLL2</b> loop <b>C</b> apacitive filter input
6	CO	<b>H</b> orizontal <b>O</b> scillator <b>C</b> apacitor input
7	HGND	<b>H</b> orizontal section <b>G</b> rou <b>N</b> D
8	RO	<b>H</b> orizontal <b>O</b> scillator <b>R</b> esistor input
9	HPLL1F	<b>H</b> orizontal <b>PLL1</b> loop <b>F</b> ilter input
10	HPosF	<b>H</b> orizontal <b>P</b> osition <b>F</b> ilter and soft-start time constant capacitor input
11	HMoiré	<b>H</b> orizontal <b>M</b> oiré output
12	HFly	<b>H</b> orizontal <b>F</b> lyback input
13	RefOut	<b>R</b> eference voltage <b>O</b> utput
14	BComp	<b>B+</b> DC/DC error amplifier ( <b>C</b> omparator) output
15	BRegIn	<b>R</b> egulation feedback <b>I</b> nput of the <b>B+</b> DC/DC converter controller
16	BISense	<b>B+</b> DC/DC converter current ( <b>I</b> ) <b>S</b> ense input
17	HEHTIn	<b>I</b> nput for compensation of <b>H</b> orizontal amplitude versus <b>E</b> HT variation
18	VEHTIn	<b>I</b> nput for compensation of <b>V</b> ertical amplitude versus <b>E</b> HT variation
19	VOscF	<b>V</b> ertical <b>O</b> scillator sawtooth low threshold <b>F</b> ilter (capacitor to be connected to VGND)
20	VAGCCap	<b>I</b> nput for storage <b>C</b> apacitor for <b>A</b> utomatic <b>G</b> ain <b>C</b> ontrol loop in <b>V</b> ertical oscillator
21	VGND	<b>V</b> ertical section <b>G</b> rou <b>N</b> D
22	VCap	<b>V</b> ertical sawtooth generator <b>C</b> apacitor
23	VOut	<b>V</b> ertical deflection drive <b>O</b> utput for a DC-coupled output stage
24	EWOOut	<b>E/W</b> <b>O</b> utput
25	XRy	<b>X-Ray</b> protection input
26	HOut	<b>H</b> orizontal drive <b>O</b> utput
27	GND	Main <b>G</b> rou <b>N</b> D
28	BOut	<b>B+</b> DC/DC converter controller <b>O</b> utput
29	Vcc	Supply voltage
30	SCL	I <sup>2</sup> C bus <b>S</b> erial <b>C</b> lock <b>I</b> nput
31	SDA	I <sup>2</sup> C bus <b>S</b> erial <b>D</b> ata input/output
32	VDyCor	<b>V</b> ertical <b>D</b> ynamic <b>C</b> orrection output

## 5 - QUICK REFERENCE DATA

Characteristic	Value	Unit
<b>General</b>		
Package	SDIP 32	
Supply voltage	12	V
Supply current	65	mA
Application category	Mid-range	
Means of control/Maximum clock frequency	I <sup>2</sup> C bus/400	kHz
EW drive	Yes	
DC/DC converter controller	Yes	
Adjustable DC level output	No	
<b>Horizontal section</b>		
Frequency range	15 to 100	kHz
Autosync frequency ratio (can be enlarged in application)	4.28	
Positive/Negative polarity of horizontal sync signal/Automatic adaptation	Yes/Yes/Yes	
Duty cycle range of the drive signal	30 to 65	%
Position adjustment range with respect to H period	±10	%
Soft start/Soft stop feature	Yes/Yes	
Hardware/Software PLL lock indication	Yes/Yes	
Parallelogram	Yes	
Pin cushion asymmetry correction (also called Side pin balance)	Yes	
Top/Bottom/Common corner asymmetry correction	No/No/No	
Tracking of asymmetry corrections with vertical size & position	Yes	
Horizontal moiré cancellation (int./ext.) for Combined/Separated architecture	Yes/Yes	
<b>Vertical section</b>		
Frequency range	35 to 200	Hz
Autosync frequency range (150nF at VCap and 470nF at VAGCCap)	50 to 180	Hz
Positive/Negative polarity of vertical sync signal/Automatic adaptation	Yes/Yes/Yes	
S-correction/C-correction/Super-flat tube characteristic	Yes/Yes/Yes	
Vertical size/Vertical position adjustment	Yes/Yes	
Vertical moiré cancellation (internal)	Yes	
Vertical breathing compensation	Yes	
<b>EW section</b>		
Pin cushion correction	Yes	
Keystone correction	Yes	
Top/Bottom/Common corner correction	Yes/Yes/No	
Horizontal size adjustment	Yes	
Tracking of EW waveform with Frequency/Vertical size & position	Yes/Yes	
Breathing compensation on EW waveform	Yes	
Dynamic correction section (dyn. focus, dyn. brightness,...)		
Vertical dynamic correction output	Yes	
Horizontal dynamic correction output	No	
Composite HV dynamic correction output	No	
Tracking of vertical waveform with V. size & position	Yes	
<b>DC/DC controller section</b>		
Step-up/Step-down conversion mode	Yes/Yes	
Internal/External sawtooth configuration	No/Yes	
Bus-controlled output voltage	Yes	
Soft start/Soft stop feature	Yes/Yes	
Positive(N-MOS)/Negative(P-MOS) polarity of BOut signal	Yes/Yes	



## 6 - ABSOLUTE MAXIMUM RATINGS

All voltages are given with respect to ground.

Currents flowing from the device (sourced) are signed negative. Currents flowing to the device are signed positive.

Symbol	Parameter	Value		Unit
		Min	Max	
$V_{CC}$	Supply voltage (pin Vcc)	-0.4	13.5	V
$V_{(pin)}$	PinsHEHTIn, VEHTIn, XRay, HOut, BOut	-0.4	$V_{CC}$	V
	PinsH/HVSyn, VSyn, SCL, SDA	-0.4	5.5	V
	PinsHLckVBk, CO, RO, HPLL1F, HPosF, HMoiré, BRegIn, BI-Sense, VAGCCap, VCap, VDyCor, HOscF, VOscF	-0.4	$V_{RefO}$	V
	Pin HPLL2C	-0.4	$V_{RefO}/2$	V
	Pin HFly	-0.4	$V_{RefO}$	V
$V_{ESD}$	ESD susceptibility (human body model: discharge of 100pF through 1.5k $\Omega$ )	-2000	2000	V
$T_{stg}$	Storage temperature	-40	150	°C
$T_j$	Junction temperature		150	°C

## 7 - ELECTRICAL PARAMETERS AND OPERATING CONDITIONS

The medium (middle) value of an I<sup>2</sup>C Bus control or adjustment register composed of bits D0, D1,...,Dn is the one having Dn at "1" and all other bits at "0". The minimum value is the one with all bits at 0, maximum value is the one with all at "1".

Currents flowing from the device (sourced) are signed negative. Currents flowing to the device are signed positive.

T<sub>H</sub> is the period of horizontal deflection.

### 7.1 - THERMAL DATA

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
T <sub>amb</sub>	Operating ambient temperature	0		70	°C
R <sub>th(j-a)</sub>	Junction-ambience thermal resistance		65		°C/W

### 7.2 - SUPPLY AND REFERENCE VOLTAGES

T<sub>amb</sub> = 25°C

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage at Vcc pin		10.8	12	13.2	V
I <sub>CC</sub>	Supply current to Vcc pin	V <sub>CC</sub> = 12V		65		mA
V <sub>RefO</sub>	Reference output voltage at RefOut pin	V <sub>CC</sub> = 12V, I <sub>RefO</sub> = -2mA	7.65	7.9	8.2	V
I <sub>RefO</sub>	Current sourced by RefOut output		-5		0	mA

### 7.3 - SYNCHRONIZATION INPUTS

V<sub>CC</sub> = 12V, T<sub>amb</sub> = 25°C

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
V <sub>LoH/HVSyn</sub>	LOW level voltage on H/HVSyn		0		0.8	V
V <sub>HiH/HVSyn</sub>	HIGH level voltage on H/HVSyn		2.2		5	V
V <sub>LoV/Syn</sub>	LOW level voltage on V/Syn		0		0.8	V
V <sub>HiV/Syn</sub>	HIGH level voltage on V/Syn		2.2		5	V
R <sub>PdSyn</sub>	Internal pull-down on H/HVSyn, V/Syn		100	175	250	kΩ
t <sub>PulseHSyn</sub>	H sync. pulse duration on H/HVSyn pin		0.5			μs
t <sub>PulseHSyn/T<sub>H</sub></sub>	Proportion of H sync pulse to H period	Pin H/HVSyn			0.2	
t <sub>PulseV/Syn</sub>	V sync. pulse duration	Pins H/HVSyn, V/Syn	0.5		750	μs
t <sub>PulseV/Syn/T<sub>V</sub></sub>	Proportion of V sync pulse to V period	Pins H/HVSyn, V/Syn			0.15	
t <sub>extrV/T<sub>H</sub></sub>	Proportion of sync pulse length to H period for extraction as V sync pulse	Pin H/HVSyn, cap. on pin CO = 820pF	0.21	0.3		
t <sub>HPolDet</sub>	Polarity detection time (after change)	Pin H/HVSyn	0.75			ms

## 7.4 - HORIZONTAL SECTION

V<sub>CC</sub> = 12V, T<sub>amb</sub> = 25°C

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
<b>PLL1</b>						
I <sub>RO</sub>	Current load on RO pin				1.5	mA
C <sub>CO</sub>	Capacitance on CO pin		390			pF
f <sub>HO</sub>	Frequency of hor. oscillator				100	kHz
f <sub>HO(0)</sub>	Free-running frequency of hor. oscill. <sup>(1)</sup>	R <sub>RO</sub> =5.23kΩ, C <sub>CO</sub> =820pF	27	28.5	29.9	kHz
f <sub>HOcapt</sub>	Hor. PLL1 capture frequency <sup>(4)</sup>	f <sub>HO(0)</sub> = 28.5kHz	29		122	kHz
$\frac{\Delta f_{HO(0)}}{f_{HO(0)} \cdot \Delta T}$	Temperature drift of free-running freq. <sup>(3)</sup>			-150		ppm/°C
Δf <sub>HO</sub> /ΔV <sub>HO</sub>	Average horizontal oscillator sensitivity	f <sub>HO(0)</sub> = 28.5kHz		19.6		kHz/V
V <sub>HO</sub>	H. oscill. control voltage on pin HPLL1F	V <sub>RefO</sub> =8V	1.4		6.0	V
V <sub>HOThrfr</sub>	Threshold on H. oscill. control voltage on HPLL1F pin for tracking of EW with freq.	V <sub>RefO</sub> =8V		5.0		V
V <sub>HPosF</sub>	Control voltage on HPosF pin	HPOS (Sad01): 1111111xb 1000000xb 0000000xb		2.8 3.4 4.0		V V V
V <sub>HOThrLo</sub>	Bottom of hor. oscillator sawtooth <sup>(6)</sup>			1.6		V
V <sub>HOThrHi</sub>	Top of hor. oscillator sawtooth <sup>(6)</sup>			6.4		V
<b>PLL2</b>						
R <sub>In(HFly)</sub>	Input impedance on HFly input	V <sub>(HFly)</sub> > V <sub>ThrHFly</sub> <sup>(2)</sup>	300	500	700	Ω
I <sub>InHFly</sub>	Current into HFly input	At top of H flyback pulse			5	mA
V <sub>ThrHFly</sub>	Voltage threshold on HFly input		0.6	0.7		V
V <sub>S(0)</sub>	H flyback lock middle point <sup>(6)</sup>	No PLL2 phase modulation		4.0		V
V <sub>BotHPLL2C</sub>	Low clamping voltage on HPLL2C pin <sup>(5)</sup>			1.6		V
V <sub>TopHPLL2C</sub>	High clamping voltage on HPLL2C pin <sup>(5)</sup>			4.0		V
t <sub>ph(min)</sub> /T <sub>H</sub>	Min. advance of H-drive OFF before middle of H flyback <sup>(7)</sup>	Null asym. correction		0		%
t <sub>ph(max)</sub> /T <sub>H</sub>	Max. advance of H-drive OFF before middle of H flyback <sup>(8)</sup>	Null asym. correction		44		%
<b>H-drive output on pin HOut</b>						
I <sub>HOut</sub>	Current into HOut output	Output driven LOW			30	mA
t <sub>Hoff</sub> /T <sub>H</sub>	Duty cycle of H-drive signal	HDUTY (Sad00): x1111111b x0000000b Soft-start/Soft-stop value		27 65 85		% % %
<b>Picture geometry corrections through PLL1 &amp; PLL2</b>						
t <sub>Hph</sub> /T <sub>H</sub>	H-flyback (center) static phase vs. sync signal (via PLL1), see Figure 7	HPOS (Sad01): 1111111xb 0000000xb		+11 -11		% %

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
$t_{PCAC}/T_H$	Contribution of pin cushion asymmetry correction to phase of H-drive vs. static phase (via PLL2), measured in corners	<i>PCAC</i> (Sad11h) full span <sup>(9)</sup> <i>VPOS</i> at medium <i>VSIZE</i> at minimum <i>VSIZE</i> at medium <i>VSIZE</i> at maximum		±1.0 ±1.8 ±2.8		% % %
$t_{ParalC}/T_H$	Contribution of parallelogram correction to phase of H-drive vs. static phase (via PLL2), measured in corners	<i>PARAL</i> (Sad12h) full span <sup>(9)</sup> <i>VPOS</i> at medium <i>VSIZE</i> at minimum <i>VSIZE</i> at medium <i>VSIZE</i> at maximum <i>VPOS</i> at max. or min. <i>VSIZE</i> at minimum		±1.75 ±2.2 ±2.8 ±1.75		% % % %

**Note 1:** Frequency at no sync signal condition. For correct operation, the frequency of the sync signal applied must always be higher than the free-running frequency. The application must consider the spread of values of real electrical components in  $R_{RO}$  and  $C_{CO}$  positions so as to always meet this condition. The formula to calculate the free-running frequency is  $f_{HO(0)}=0.12125/(R_{RO} C_{CO})$

**Note 2:** Base of NPN transistor with emitter to ground is internally connected on pin HFly through a series resistance of about 500Ω and a resistance to ground of about 20kΩ.

**Note 3:** Evaluated and figured out during the device qualification phase. Informative. Not tested on every single unit.

**Note 4:** This capture range can be enlarged by external circuitry.

**Note 5:** The voltage on HPLL2C pin corresponds to immediate phase of leading edge of H-drive signal on HOut pin with respect to internal horizontal oscillator sawtooth. It must be between the two clamping levels given. Voltage equal to one of the clamping values indicates a marginal operation of PLL2 or non-locked state.

**Note 6:** Internal threshold. See Figure 10.

**Note 7:** The  $t_{ph(min)}/T_H$  parameter is fixed by the application. For correct operation of asymmetry corrections through dynamic phase modulation, this minimum must be increased by maximum of the total dynamic phase required in the direction leading to bending of corners to the left. Marginal situation is indicated by reach of  $V_{TopHPLL2C}$  high clamping level by waveform on pin HPLL2C. Also refer to [Note 5](#) and Figure 10.

**Note 8:** The  $t_{ph(max)}/T_H$  parameter is fixed by the application. For correct operation of asymmetry corrections through dynamic phase modulation, this maximum must be reduced by maximum of the total dynamic phase required in the direction leading to bending of corners to the right. Marginal situation is indicated by reach of  $V_{BotHPLL2C}$  low clamping level by waveform on pin HPLL2C. Also refer to [Note 5](#) and Figure 10 .

**Note 9:** All other dynamic phase corrections of picture asymmetry set to their neutral (medium) positions.

### 7.5 - VERTICAL SECTION

$V_{CC} = 12V, T_{amb} = 25^{\circ}C$

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
<b>AGC-controlled vertical oscillator sawtooth; <math>V_{Ref0} = 8V</math></b>						
$R_{L(VAGCCap)}$	Ext. load resistance on VAGCCap pin <sup>(10)</sup>	$\Delta V_{amp}/V_{amp}(R=\infty) \leq 1\%$	65			MΩ
$V_{VOB}$	Sawtooth bottom voltage on VCap pin <sup>(11)</sup>	No load on VOscF pin <sup>(11)</sup>		2		V
$V_{VOT}$	Sawtooth top voltage on VCap pin	AGC loop stabilized		5		V
		V sync present No V sync		4.9		V

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
$t_{VODis}$	Sawtooth Discharge time	$C_{VCap}=150nF$		80		$\mu s$
$f_{VO(0)}$	Free-running frequency	$C_{VCap}=150nF$		100		Hz
$f_{VOCapt}$	AGC loop capture frequency	$C_{VCap}=150nF$	50		185	Hz
$\frac{\Delta V_{VOdev}}{V_{VOamp}^{(16)}}$	Sawtooth non-linearity <sup>(12)</sup>	AGC loop stabilized, <sup>(12)</sup>		0.5		%
$\frac{\Delta V_{VOS-cor}}{V_{VOamp}}$	S-correction range	AGC loop stabilized, <sup>(13)</sup> $t_{VR}=1/4 T_{VR}^{(15)}$ $t_{VR}=3/4 T_{VR}$		-5 +5		% %
$\frac{\Delta V_{VOC-cor}}{V_{VOamp}}$	C-correction range	AGC loop stabilized, <sup>(14)</sup> $t_{VR}=1/2 T_{VR}^{(15)}$ <i>CCOR</i> (Sad0A): x0000000b x1000000b x1111111b		-3 0 +3		% % %
$\frac{\Delta V_{VOamp}}{V_{VOamp} \cdot \Delta f_{VO}}$	Frequency drift of sawtooth amplitude <sup>(17)(18)</sup>	AGC loop stabilized $f_{VOCapt(min)} \leq f_{VO} \leq f_{VOCapt(max)}$		200		ppm/ Hz
<b>Vertical output drive signal (on pin VOut); <math>V_{RefO} = 8V</math></b>						
$V_{mid(VOut)}$	Middle point on VOut sawtooth	<i>VPOS</i> (Sad08): x0000000b x1000000b x1111111b	3.65	3.2 3.5 3.8	3.3	V V V
$V_{amp}$	Amplitude of VOut sawtooth (peak-to-peak voltage)	<i>VSIZE</i> (Sad07): x0000000b x1000000b x1111111b	3.5	2.25 3.0 3.75	2.5	V V V
$V_{offVOut}$	Level on VOut pin at V-drive "off"	$I^2Cbit$ VOutEn at 0		3.8		V
$I_{VOut}$	Current delivered by VOut output		-5		5	mA
$V_{VEHT}$	Control input voltage range on-VEHTIn pin		1		$V_{RefO}$	V
$\frac{\Delta V_{amp}}{V_{amp} \cdot \Delta V_{VEHT}}$	Breathing compensation	$V_{VEHT} > V_{RefO}$ $V_{VEHT(min)} \leq V_{VEHT} \leq V_{RefO}$		0 2.5		%/V %/V

**Note 10:** Value of acceptable cumulated parasitic load resistance due to humidity, AGC storage capacitor leakage, etc., for less than 1% of  $V_{amp}$  change.

**Note 11:** The threshold for  $V_{VOB}$  is generated internally and routed to VOscF pin. Any DC current on this pin will influence the value of  $V_{VOB}$ .

**Note 12:** Maximum of deviation from an ideally linear sawtooth ramp at null *SCOR* (Sad09 at x0000000b) and null *CCOR* (Sad0A at x1000000b). The same rate applies to V-drive signal on VOut pin.

**Note 13:** Maximum *SCOR* (Sad09 at x1111111b), null *CCOR* (Sad0A at x1000000b).

**Note 14:** Null *SCOR* (Sad09 at x0000000b).

**Note 15:** " $t_{VR}$ " is time from the beginning of vertical ramp of V-drive signal on VOut pin. " $T_{VR}$ " is duration of this ramp, see chapter TYPICAL OUTPUT WAVEFORMS and Figure 13.

**Note 16:**  $V_{VOamp} = V_{VOT} - V_{VOB}$

**Note 17:** The same rate applies to V-drive signal on VOut pin.

**Note 18:** Informative, not tested on each unit.

7.6 - EW DRIVE SECTION

V<sub>CC</sub> = 12V, T<sub>amb</sub> = 25°C

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
V <sub>EW</sub>	Output voltage on EWOut pin		1.8		6.5	V
I <sub>EWOut</sub>	Current sourced by EWOut output		-1.5		0	mA
V <sub>HEHT</sub>	Control voltage range on HEH-TIn pin		1		V <sub>RefO</sub>	V
V <sub>EW-DC</sub>	DC component of the EW-drive signal on EWOut pin	(19)(22)(23)(30) t <sub>VR</sub> =1/2 T <sub>VR</sub> <sup>(15)</sup> HSIZE (Sad10h): 000000xb 100000xb 111111xb		2 3.25 4.5		V V V
$\frac{\Delta V_{EW-DC}}{\Delta V_{HEHT}}$	Breathing compensation on V <sub>EW-DC</sub>	(19)(20)(21)(22) t <sub>VR</sub> =1/2 T <sub>VR</sub> <sup>(15)</sup> S <sub>HEHT</sub> >V <sub>RefO</sub> S <sub>HEHT</sub> (min)≤S <sub>HEHT</sub> ≤V <sub>RefO</sub>		0 -0.125		V/V V/V
$\frac{\Delta V_{EW-DC}}{V_{EW-DC} \cdot \Delta T}$	Temperature drift of DC component of the EW-drive signal on EWOut pin	t <sub>VR</sub> =1/2 T <sub>VR</sub> <sup>(15)</sup> Notes (18)(19)(21)(23)(30)		100		ppm/°C
V <sub>EW-PCC</sub>	Pin cushion correction component of the EW-drive signal on EWOut pin	(19)(20)(21)(23)(24)(25)(26)(30) VSIZE at maximum PCC (Sad0C): x000000b x100000b x111111b Tracking with VSIZE : PCC at x100000b VSIZE (Sad07): x000000b x100000b		0 0.7 1.5  0.25 0.5		V V V  V V
$\frac{V_{EW-PCC}[t_{vr}=0]}{V_{EW-PCC}[t_{vr}=T_{VR}]}$	Tracking of PCC component of the EW-drive signal with vertical position adjustment	(19)(20)(21)(24)(27)(29)(30) PCC at x111111b VPOS (Sad08): x000000b x111111b		0.52 1.92		
V <sub>EW-Key</sub>	Keystone correction component of the EW-drive signal on EWOut pin	(20)(21)(22)(23)(24)(27)(28)(30) KEYST (Sad0D): x000000b x111111b		0.4 -0.4		V V
V <sub>EW-TCor</sub>	Top corner correction component of the EW-drive signal on EWOut pin	(19)(21)(22)(23)(24)(25)(27)(30) TCC (Sad0E): x000000b x100000b x111111b		-1.25 0 +1.25		V V V
V <sub>EW-BCor</sub>	Bottom corner correction component of the EW-drive signal on EWOut pin	(19)(20)(22)(23)(24)(26)(27)(30) BCC (Sad0F): x000000b x100000b x111111b		-1.25 0 +1.25		V V V

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
$\frac{\Delta V_{EW}}{V_{EW}[f_{max}] \cdot \Delta V_{HO}}$	Tracking of EW-drive signal with horizontal frequency <sup>(32)</sup>	$\zeta_{HO} > V_{HOThfr}$ $\zeta_{HO}(\min) \leq \zeta_{HO} \leq V_{HOThfr}$		0 20		%/V %/V
$\frac{\Delta V_{EW-AC}}{V_{EW-AC} \cdot \Delta V_{HEHT}}$	Breathing compensation on $V_{EW-AC}$ <sup>(31)</sup>	(25)(26) $\zeta_{HEHT} > V_{RefO}$ $\zeta_{HEHT}(\min) \leq \zeta_{HEHT} \leq V_{RefO}$		0 1.75		%/V %/V

**Note 19:** KEYST at medium (neutral) value.

**Note 20:** TCC at medium (neutral) value.

**Note 21:** BCC at medium (neutral) value.

**Note 22:** PCC at minimum value.

**Note 23:** VPOS at medium (neutral) value.

**Note 24:** HSIZE at minimum value.

**Note 25:** Defined as difference of (voltage at  $t_{VR}=0$ ) minus (voltage at  $t_{VR}=1/2 T_{VR}$ ).

**Note 26:** Defined as difference of (voltage at  $t_{VR}=T_{VR}$ ) minus (voltage at  $t_{VR}=1/2 T_{VR}$ ).

**Note 27:** VSIZE at maximum value.

**Note 28:** Difference (voltage at  $t_{VR}=0$ ) minus (voltage at  $t_{VR}=T_{VR}$ ).

**Note 29:** Ratio "A/B" of parabola component voltage at  $t_{VR}=0$  versus parabola component voltage at  $t_{VR}=T_{VR}$ .

**Note 30:**  $\zeta_{HEHT} > V_{RefO}$ ,  $\zeta_{VEHT} > V_{RefO}$

**Note 31:**  $V_{EW-AC}$  is sum of all components other than  $V_{EW-DC}$  (contribution of PCC, keystone correction and corner corrections).

**Note 32:** More precisely tracking with voltage on HPLL1F pin which itself depends on frequency at a rate given by external components on PLL1 pins.  $V_{EW}[f_{max}]$  is the value at condition  $V_{HO} > V_{HOThfr}$ .

### 7.7 - DYNAMIC CORRECTION OUTPUT SECTION

$V_{CC} = 12V$ ,  $T_{amb} = 25^\circ C$

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
<b>Vertical Dynamic Correction output VDyCor</b>						
$I_{VDyCor}$	Current delivered by VDyCor output		-1.5		0	mA
$V_{VD-DC}$	DC component of the drive signal on VDyCor output	$R_{L(VDyCor)} = 10k\Omega$		4		V
$ V_{VD-V} $	Amplitude of V-parabola on VDyCor output <sup>(34)</sup>	(23) VSIZE at medium VDC-AMP (Sad15h): x0000000b x1000000b x1111111b VDC-AMP at maximum VSIZE (Sad07): x0000000b x1111111b		0 0.5 1 0.6 1.6		V V V V V
$\frac{V_{VD-V}[t_{vr}=0]}{V_{VD-V}[t_{vr}=T_{VR}]}$	Tracking of V-parabola on VDyCor output with vertical position <sup>(33)</sup>	VDC-AMP at maximum VPOS (Sad08): x0000000b x1111111b		0.52 1.92		

**Note 33:** Ratio "A/B" of vertical parabola component voltage at  $t_{VR}=0$  versus vertical parabola component voltage at  $t_{VR}=T_{VR}$ .

**Note 34:** Unsigned value. Polarity selection by VDyCorPol I<sup>2</sup>C Bus bit. Refer to section I<sup>2</sup>C Bus control register map.

**7.8 - DC/DC CONTROLLER SECTION**

$V_{CC} = 12V, T_{amb} = 25^{\circ}C$

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
R <sub>B+FB</sub>	Ext. resistance applied between BComp output and BRegIn input		5			kΩ
A <sub>OLG</sub>	Open loop gain of error amplifier on BRegIn input	Low frequency <sup>(18)</sup>		100		dB
f <sub>UGBW</sub>	Unity gain bandwidth of error amplifier on BRegIn input	<sup>(18)</sup>		6		MHz
I <sub>RI</sub>	Bias current delivered by regulation input BRegIn			-0.2		μA
I <sub>BComp</sub>	Output current capability of BComp output.	HBOutEn = "Enable" HBOutEn = "Disable" <sup>(35)</sup>	-0.5	0.5	2.0	mA mA
A <sub>BISense</sub>	Voltage gain on <sup>BISense</sup> input			3		
V <sub>ThrBIsCurr</sub>	Threshold voltage on <sup>BISense</sup> input corresponding to current limitation		TBD	2.1		V
I <sub>BISense</sub>	Input current sourced by <sup>BISense</sup> input			-1		μA
t <sub>BOn</sub>	Conduction time of the power transistor	<sup>(38)</sup>				T <sub>H</sub> - t <sub>inh</sub>
I <sub>BOut</sub>	Output current capability of BOut output		0		10	mA
V <sub>BOSat</sub>	Saturation voltage of the internal output transistor on BOut	I <sub>BOut</sub> =10mA		0.25		V
V <sub>BReg</sub>	Regulation reference for BRegIn voltage <sup>(36)</sup>	V <sub>RefO</sub> =8V BREF (Sad03): x0000000b x1000000b x1111111b		3.8 4.9 6.0		V V V
t <sub>BTrigDel</sub> / T <sub>H</sub>	Delay of BOut "Off-to-On" edge after middle of flyback pulse, as part of T <sub>H</sub> <sup>(37)</sup>	BOutPh = "0"		16		%

**Note 35:** A current sink is provided by the BComp output while BOut is disabled:

**Note 36:** Internal reference related to V<sub>RefO</sub>. The same values to be found on pin BRegIn, while regulation loop is stabilized.

**Note 37:** Only applies to configuration specified in "Test conditions" column, i.e. synchronization of BOut "Off-to-On" edge with horizontal flyback signal. Refer to chapter "DC/DC controller" for more details.

**Note 38:** t<sub>inh</sub> is about 300ns regardless of the H frequency



## 7.9 - MISCELLANEOUS

 $V_{CC} = 12V$ ,  $T_{amb} = 25^{\circ}C$ 

Symbol	Parameter	Test Conditions	Value			Units
			Min.	Typ.	Max.	
<b>Vertical blanking and horizontal lock indication composite output HLckVBk</b>						
$I_{SinkLckBk}$	Sink current to HLckVBk pin	(39)		100		$\mu A$
$V_{OLckBk}$	Output voltage on HLckVBk output	V.blank	H.lock			
		No	Yes		0.1	V
		Yes	Yes		1.1	V
		No	No		5	V
		Yes	No		6	V
<b>Horizontal moiré canceller</b>						
$\frac{\Delta T_{H(H-moire)}}{T_H}$	Modulation of $T_H$ by H-moiré function	HMOiMode=0 (internal) HMOIRE (Sad02): x0000000b x1111111b		0 0.04		% %
$V_{HMOiré}$	H-moiré pulse amplitude on HMOiré pin	HMOiMode=1 (external) Rext=10k $\Omega$ HMOIRE (Sad02): x0000000b x1111111b		0.1 2.1		V V
<b>Vertical moiré canceller</b>						
$V_{V-moiré}$	Amplitude of modulation of V-drive signal on VOut pin by vertical moiré.	VMOIRE (Sad0Bh): x0000000b x1111111b		0 3		mV mV
<b>Protection functions</b>						
$V_{ThrXRay}$	Input threshold on XRay input(40)		7.65	7.9	8.2	V
$t_{XRayDelay}$	Delay time between XRay detection event and protection action			$2T_H$		
$V_{CCEn}$	$V_{CC}$ value for start of operation at $V_{CC}$ ramp-up(41)			8.5		V
$V_{CCDis}$	$V_{CC}$ value for stop of operation at $V_{CC}$ ramp-down(41)			6.5		V
<b>Control voltages on HPosF pin for Soft start/stop operation(18)(42)</b>						
$V_{HOn}$	Threshold for start/stop of H-drive signal			1		V
$V_{BOn}$	Threshold for start/stop of B-drive signal			1.7		V
$V_{HBNorm f}$	Threshold for full operational duty cycle of H-drive and B-drive signals			2.4		
$V_{HPos}$	Voltage on HPosF pin as function of adjustment of HPOS register	Normal operation HPOS (Sad01) 0000000xb 1111111xb		4.0		V
				2.8		V

**Note 39:** Current sunk by the pin if the external voltage is higher than one the circuit tries to force.

**Note 40:** The threshold is equal to actual  $V_{RefO}$ .

**Note 41:** In the regions of  $V_{CC}$  where the device's operation is disabled, the H-drive, V-drive and B+-drive signals on HOut, VOut and BOut pins, resp., are inhibited, the I<sup>2</sup>C Bus does not accept any data and the XRayAlarm flag is reset. Also see Figure 15












**Note 42:** See Figure 10

### 8 - TYPICAL OUTPUT WAVEFORMS

Note (43)

Function	Sad	Pin	Byte	Waveform	Effect on Screen
Vertical Size	07	VOut	x0000000		
			x1111111		
Vertical Position	08	VOut	x0000000		
			x1000000		
			x1111111		
S-correction	09	VOut	x0000000: Null		
			x1111111: Max.		
C-correction	0A	VOut	x0000000		
			x1000000: Null		
			x1111111		

Function	Sad	Pin	Byte	Waveform	Effect on Screen
Vertical moiré amplitude	0B	VOut	x0000000: Null		
			x11111111: Max.		
Horizontal size	10h	EWOut	0000000x		
			1111111x		
Keystone correction	0D	EWOut	x0000000		
			x1111111		
Pin cushion correction	0C	EWOut	x0000000		
			x1111111		
Top corner correction	0E	EWOut	x1111111		
			x0000000		
Bottom corner correction	0F	EWOut	x1111111		
			x0000000		

Function	Sad	Pin	Byte	Waveform	Effect on Screen
Parallelogram correction	12h	Internal	x0000000		
			x1111111		
Pin cushion asymmetry correction	11h	Internal	x0000000		
			x1111111		
Vertical dynamic correction amplitude	15h	VDyCor	01111111		Application dependent
			x0000000		
			11111111		

**Note 43:** For any H and V correction component of the waveforms on EWOut and VOut pins and for internal waveform for corrections of H asymmetry, displayed in the table, weight of the other relevant components is nullified (minimum for parabola, S-correction, medium for keystone, all corner corrections, C-correction, parallelogram, parabola asymmetry correction, written in corresponding registers).

## 9 - I<sup>2</sup>C BUS CONTROL REGISTER MAP

The device slave address is 8C in write mode and 8D in read mode.

**Bold** weight denotes default value at Power-On-Reset.

I<sup>2</sup>C Bus data in the adjustment register is buffered and internally applied with discharge of the vertical oscillator <sup>(44)</sup>.

In order to ensure compatibility with future devices, all "Reserved" bits should be set to 0.

Sad	D7	D6	D5	D4	D3	D2	D1	D0	
WRITE MODE (SLAVE ADDRESS = 8C)									
00	HDutySyncV 1: Synchro. 0: Asynchro.	<i>HDUTY (Horizontal duty cycle)</i>							
		0	0	0	0	0	0	0	
01		<i>HPOS (Horizontal position)</i>							Reserved
	1	0	0	0	0	0	0		
02	HMoiré 1: Separated 0: Combined	<i>HMOIRE (Horizontal moiré amplitude)</i>							
		0	0	0	0	0	0	0	
03	B+SyncV 0: Asynchro.	<i>BREF (B+reference)</i>							
		1	0	0	0	0	0	0	
04	Reserved	Reserved							
05	Reserved	Reserved							
06	BOutPol 0: Type N	Reserved							
07	BOutPh 0: H-flyback 1: H-drive	<i>VSIZE (Vertical size)</i>							
		1	0	0	0	0	0	0	
08	EWTrHFr 0: No tracking	<i>VPOS (Vertical position)</i>							
		1	0	0	0	0	0	0	
09	Reserved	<i>SCOR (S-correction)</i>							
		1	0	0	0	0	0	0	
0A	Reserved	<i>CCOR (C-correction)</i>							
		1	0	0	0	0	0	0	
0B	Reserved	<i>VMOIRE (Vertical moiré amplitude)</i>							
		0	0	0	0	0	0	0	
0C	Reserved	<i>PCC (Pin cushion correction)</i>							
		1	0	0	0	0	0	0	
0D	Reserved	<i>KEYST (Keystone correction)</i>							
		1	0	0	0	0	0	0	
0E	Reserved	<i>TCC (Top corner correction)</i>							
		1	0	0	0	0	0	0	
0F	Reserved	<i>BCC (Bottom corner correction)</i>							
		1	0	0	0	0	0	0	
10		<i>HSIZE (Horizontal size)</i>							Reserved
	1	0	0	0	0	0	0		
11	Reserved	<i>PCAC (Pin cushion asymmetry correction)</i>							
		1	0	0	0	0	0	0	

Sad	D7	D6	D5	D4	D3	D2	D1	D0
12	Reserved	PARAL (Parallelogram correction)						
		1	0	0	0	0	0	0
13	Reserved							
14	Reserved							
15	VDyCorPol 0: "∪"	VDC-AMP (Vertical dynamic correction amplitude)						
		1	0	0	0	0	0	0
16	XRayReset 0: No effect 1: Reset	VSyncAuto 1: On	VSyncSel 0: Comp 1: Sep	SDetReset 0: No effect 1: Reset	HMOiMode 0: Internal 1: External	PLL1Pump 1: Fast 0: Slow	PLL1InhEn 1: On	HLockEn 1: On
17	TV 0: Off <sup>(46)</sup>	TH 0: Off <sup>(46)</sup>	TVM 0: Off <sup>(46)</sup>	THM 0: Off <sup>(46)</sup>	BOHEdge 0: Falling	HBOutEn 0: Disable	VOutEn 0: Disable	BlankMode 1: Perm.
READ MODE (SLAVE ADDRESS = 8D)								
XX	HLock	VLock	XRayAlarm	Polarity detection		Sync detection		
(45)	0: Locked 1: Not locked	0: Locked 1: Not lock.	1: On 0: Off	HVPol 1: Negative	VPol 1: Negative	VExtrDet 0: Not det.	HVDet 0: Not det.	VDet 0: Not det.

**Note 44:** With exception of *HDUTY* and *BREF* adjustments data that can take effect instantaneously if switches *HDutySyncV* and *B+SyncV* are at 0 respectively.

**Note 45:** In Read Mode, the device always outputs data of the status register, regardless of sub address previously selected.

**Note 46:** The TV, TH, TVM and THM bits are for testing purposes and must be kept at 0 by application.

**Description of I<sup>2</sup>C Bus switches and flags**

**Write-to bits**

**Sad00/D7 - HDutySyncV**

Synchronization of internal application of **Horizontal Duty** cycle data, buffered in I<sup>2</sup>C Bus latch, with internal discharge of **Vertical** oscillator

- 0: Asynchronous mode, new data applied with ACK bit of I<sup>2</sup>C Bus transfer on this sub address
- 1: Synchronous mode

**Sad02/D7 - HMOiré**

Horizontal **Moiré** characteristics

- 0: Adapted to an architecture with EHT generated in deflection section
- 1: Adapted to an architecture with separated deflection and EHT sections

**Sad03/D7 - B+SyncV**

Same as *HDutySyncV*, applicable for **B+** reference data

**Sad06/D7 - BOutPol**

Polarity of B+ drive signal on BOut pin

- 0: adapted to N type of power MOS - high level to make it conductive
- 1: adapted to P type of power MOS - low level to make it conductive

**Sad07/D7 - BOutPh**

Phase of start of B+ drive signal on BOut pin

- 0: Just after horizontal flyback pulse
- 1: With one of edges of line drive signal on HOut pin, selected by BOHEdge bit

**Sad08/D7 - EWTrHFr**

Tracking of all corrections contained in waveform on pin EWOut with **Horizontal Frequency**

- 0: Not active
- 1: Active

**Sad15/D7 - VDyCorPol**

Polarity of **Vertical Dynamic Correction** waveform (parabola)

- 0: Concave (minimum in the middle of the parabola)
- 1: Convex (maximum in the middle of the parabola)

**Sad16/D0 - HLockEn**

Enable of output of **Horizontal PLL1 Lock/unlock** status signal on pin HLckVBk

- 0: Disabled, vertical blanking only on the pin HLckVBk
- 1: Enabled

**Sad16/D1 - PLL1InhEn**

Enable of **Inhibition of horizontal PLL1** during extracted vertical synchronization pulse

- 0: Disabled, PLL1 is never inhibited
- 1: Enabled

**Sad16/D2 - PLL1Pump**

Horizontal **PLL1** charge **Pump** current

- 0: Slow PLL1, low current
- 1: Fast PLL1, high current

**Sad16/D3 - HMoiMode**

**Horizontal Moiré Mode.** In position "Internal", the H-moiré signal affects timing of H-drive signal on HOut pin. In position "External", the H-moiré signal is output on HMoiré pin and has no effect on H-drive. In both cases, the amplitude of H-moiré signal is adjusted through I<sup>2</sup>C Bus register *HMOIRE*.

- 0: Internal
- 1: External

**Sad16/D4 - SDetReset**

**Reset** to 0 of **Synchronization Detection** flags VDet, HVDet and VExtrDet of status register effected with ACK bit of I<sup>2</sup>C Bus data transfer into register containing the SDetReset bit. Also see description of the flags.

- 0: No effect
- 1: Reset with automatic return of the bit to 0

**Sad16/D5 - VSyncSel**

Vertical **Synchronization** input **Selection** between the one extracted from composite HV signal on pin H/HVSyn and the one on pin VSyn. No effect if VSyncAuto bit is at 1.

- 0: V. sync extracted from composite signal on H/HVSyn pin selected
- 1: V. sync applied on VSyn pin selected

**Sad16/D6 - VSyncAuto**

Vertical **Synchronization** input selection **Automatic** mode. If enabled, the device automatically selects between the vertical sync extracted from composite HV signal on pin H/HVSyn and the one on pinVSyn, based on detection mecha-

nism. If both are present, the one coming first is kept.

- 0: Disabled, selection done according to bit VSyncSel
- 1: Enabled, the bit VSyncSel has no effect

**Sad16/D7 - XRayReset**

**Reset** to 0 of **XRay** flag of status register effected with ACK bit of I<sup>2</sup>C Bus data transfer into register containing the XRayReset bit. Also see description of the flag.

- 0: No effect
- 1: Reset with automatic return of the bit to 0

**Sad17/D0 - BlankMode**

**Blanking operation Mode**

- 0: Blanking pulse starting with detection of vertical synchronization pulse and ending with end of vertical oscillator discharge (start of vertical sawtooth ramp on the VOut pin)
- 1: Permanent blanking - high blanking level in composite signal on pin HLckVBk is permanent

**Sad17/D1 - VOutEn**

**Vertical Output Enable**

- 0: Disabled, V<sub>offVOut</sub> on VOut pin (see 7.5 - Vertical section)
- 1: Enabled, vertical ramp with vertical position offset on VOut pin

**Sad17/D2 - HBOutEn**

**Horizontal and B+ Output Enable**

- 0: Disabled, levels corresponding to "power transistor off" on HOut and BOut pins (high for HOut, high or low for BOut, depending on BOutPol bit).
- 1: Enabled, horizontal deflection drive signal on HOut pin providing that it is not inhibited by another internal event (activated XRay protection). B+ drive signal on BOut pin.

Programming the bit to 1 after prior value of 0, will initiate soft start mechanism of horizontal drive and of B+ DC/DC convertor if this is in external sawtooth configuration.

**Sad17/D3 - BOHEdge**

Selection of **Edge** of **Horizontal** drive signal to phase **B+** drive **Output** signal on BOut pin. Only applies if the bit BOutPh is set to 1, otherwise BOHEdge has no effect.

- 0: Falling edge
- 1: Rising edge

**Sad17/D4,D5,D6,D7 - THM, TVM, TH, TV**

Test bits. They must be kept at 0 level by application S/W.

**Read-out flags**

**SadXX/D0 - VDet<sup>(47)</sup>**

Flag indicating **Detection** of **V** synchronization pulses on VSyn pin.

- 0: Not detected
- 1: Detected

**SadXX/D1 - HVDet<sup>(47)</sup>**

Flag indicating **Detection** of **H** or **HV** synchronization pulses applied on H/HVSyn pin. Once the sync pulses are detected, the flag is set and latched. Disappearance of the sync signal will not lead to reset of the flag.

- 0: Not detected
- 1: Detected.

**SadXX/D2 - VExtrDet<sup>(47)</sup>**

Flag indicating **Detection** of **Extracted Vertical** synchronization signal from composite H+V signal applied on H/HVSyn pin

- 0: Not detected
- 1: Detected

**SadXX/D3 - VPol**

Flag indicating **Polarity** of **V** synchronization pulses applied on VSyn pin with respect to mean level of the sync signal

- 0: Positive
- 1: Negative

**Note 47:** This flag, by its value of 1, indicates an event of detection of at least one synchronization pulse since its last reset (by means of the **SDetReset** I<sup>2</sup>C Bus bit). This is to be taken into account by application S/W in a way that enough time (at least the period between 2 synchronization pulses of analyzed signal) must be provided between reset of the flag through **SDetReset** bit and validation of information provided in the flag after read-out of status register.

**SadXX/D4 - HVPol**

Flag indicating **Polarity** of **H** or **HV** synchronization pulses applied on H/HVSyn pin with respect to mean level of the sync signal

- 0: Positive
- 1: Negative

**SadXX/D5 - XRayAlarm**

**Alarm** indicating that an event of excessive voltage has passed on **XRay** pin. Can only be reset to 0 through I<sup>2</sup>C Bus bit **XRayReset** or by power-on reset.

- 0: No excess since last reset of the bit
- 1: At least one event of excess appeared since the last reset of the bit, HOut inhibited

**SadXX/D6 - VLock**

Status of "**Locking**" or stabilization of **Vertical** oscillator amplitude to an internal reference by AGC regulation loop.

- 0: Locked (amplitude stabilized)
- 1: Not locked (amplitude non-stabilized)

**SadXX/D7 - HLock**

Status of **Locking** of **Horizontal** PLL1

- 0: Locked
- 1: Not locked



## 10 - OPERATING DESCRIPTION


### 10.1 - SUPPLY AND CONTROL

#### 10.1.1 - Power supply and voltage references

The device is designed for a typical value of power supply voltage of 12 V.

In order to avoid erratic operation of the circuit at power supply ramp-up or ramp-down, the value of  $V_{CC}$  is monitored. See Figure 1 and electrical specifications. At switch-on, the device enters a "normal operation" as the supply voltage exceeds  $V_{CCEn}$  and stays there until it decreases below  $V_{CCDis}$ . The two thresholds provide, by their difference, a hysteresis to bridge potential noise. Outside the "normal operation", the signals on HOut, BOut and VOut outputs are inhibited and the I<sup>2</sup>C bus interface is inactive (high impedance on SDA, SCL pins, no ACK), all I<sup>2</sup>C bus control registers being reset to their default values (see chapter I<sup>2</sup>C bus control register map on page 21).

**Figure 1. Supply voltage monitoring**



Internal thresholds in all parts of the circuit are derived from a common internal reference supply

### 10.2 - SYNC. PROCESSOR

#### 10.2.1 - Synchronization signals

The device has two inputs for TTL-level synchronization signals, both with hysteresis to avoid erratic detection and with a pull-down resistor. On H/HVSyn input, pure horizontal or composite horizontal/vertical signal is accepted. On VSyn input, only pure vertical sync. signal is accepted. Both positive and negative polarities may be applied on either input, see Figure 2. Polarity detector and programmable inverter are provided on each of the two inputs. The signal applied on H/HVSyn pin, after polarity treatment, is directly lead to horizontal part and to an extractor of vertical sync. pulses, working on principle of integration, see Figure 3.

$V_{RefO}$  that is lead out to RefOut pin for external filtering against ground as well as for external use with load currents limited to  $I_{RefO}$ . The filtering is necessary to minimize interference in output signals, causing adverse effects like e.g. jitter.

#### 10.1.2 - I<sup>2</sup>C Bus Control

The I<sup>2</sup>C bus is a 2 line bi-directional serial communication bus introduced by Philips. For its general description, refer to corresponding Philips I<sup>2</sup>C bus specification.

This device is an I<sup>2</sup>C bus slave, compatible with fast (400kHz) I<sup>2</sup>C bus protocol, with write mode slave address of 8C (read mode slave address 8D). Integrators are employed at the SCL (Serial Clock) input and at the input buffer of the SDA (Serial Data) input/output to filter off the spikes of up to 50ns.


The device supports multiple data byte messages (with automatic incrementation of the I<sup>2</sup>C bus subaddress) as well as repeated Start Condition for I<sup>2</sup>C bus subaddress change inside the I<sup>2</sup>C bus messages. All I<sup>2</sup>C bus registers with specified I<sup>2</sup>C bus subaddress are of WRITE ONLY type, whereas the status register providing a feedback information to the master I<sup>2</sup>C bus device has no attributed I<sup>2</sup>C bus subaddress and is of READ ONLY type. The master I<sup>2</sup>C bus device reads this register sending directly, after the Start Condition, the READ device I<sup>2</sup>C bus slave address (8D) followed by the register read-out, NAK (No Acknowledge) signal and the Stop Condition.

For the I<sup>2</sup>C bus control register map, refer to chapter I<sup>2</sup>C bus control register map on page 21.

The vertical sync. signal applied to the vertical deflection processor is selected between the signal extracted from the composite signal on H/HVSyn input and the one applied on VSyn input. The selector is controlled by VSyncSel I<sup>2</sup>C bus bit.

Besides the polarity detection, the device is capable of detecting the presence of sync. signals on each of the inputs and at the output of vertical sync. extractor. The information from all detectors is provided in the I<sup>2</sup>C bus status register (5 flags: VDet, HVDet, VExtrDet, VPol, HVPol). The device is equipped with an automatic mode (switched on or off by VSyncAuto I<sup>2</sup>C bus bit) that also uses the detection information.

Figure 2. Horizontal sync signal




10.2.2 - Sync. presence detection flags

The sync. signal presence detection flags in the status register (VDet, HVDet, VExtrDet) do not show in real time the presence or absence of the corresponding sync. signal. They are latched to 1 as soon as a single sync. pulse is detected. In or-

der to reset them to 0 (all at once), a 1 must be written into SDetReset I<sup>2</sup>C bus bit, the reset action taking effect with ACK bit of the I<sup>2</sup>C bus transfer to the register containing the SDetReset bit. The detection circuits are then ready to capture another event (pulse). See Note 47.

Figure 3. Extraction of V-sync signal from H/V-sync signal



10.2.3 - MCU controlled sync. selection mode

I<sup>2</sup>C bus bit VSyncAuto is set to 0. The MCU reads the polarity and signal presence detection flags, after setting the SDetReset bit to 1 and an appropriate delay, to obtain a true information of the signals applied, reads and evaluates this information and controls the vertical signal selector accordingly. The MCU has no access to polarity inverters, they are controlled automatically.

See also chapter i<sup>2</sup>c bus control register map on page 21.

10.2.4 - Automatic sync. selection mode

I<sup>2</sup>C bus bit VSyncAuto is set to 1. In this mode, the device itself controls the I<sup>2</sup>C bus bits switching the polarity inverters (HVPol, VPol) and the vertical sync. signal selector (VSyncSel), using the information provided by detection circuitry. If both extracted and pure vertical sync. signals are present, the one already selected is maintained. No intervention of the MCU is necessary.

10.3 - HORIZONTAL SECTION

10.3.1 - General

The horizontal section consists of two PLLs with various adjustments and corrections, working on horizontal deflection frequency, then phase shifting and output driving circuitry providing H-drive signal on HOut pin. Input signal to the horizontal section is output of the polarity inverter on H/HVSync input. The device ensures automatically that this polarity be always positive.

10.3.2 - PLL1


The PLL1 block diagram is in Figure 5. It consists of a voltage-controlled oscillator (VCO), a shaper with adjustable threshold, a charge pump with inhibition circuit, a frequency and phase comparator and timing circuitry. The goal of the PLL1 is to make the VCO ramp signal match in frequency the sync. signal and to lock this ramp in phase to the sync. signal, with a possibility to adjust a permanent phase offset. On the screen, this offset re-

sults in the change of horizontal position of the picture. The loop, by tuning the VCO accordingly, gets and maintains in coincidence the rising edge of input sync. signal with signal REF1, which is derived from the VCO ramp by a comparator with threshold adjustable through *HPOS* I<sup>2</sup>C bus control. The coincidence is identified and flagged by lock detection circuit on pin HLckVBk as well as by HLock I<sup>2</sup>C bus flag.

The charge pump provides positive and negative currents charging the external loop filter on HPosF pin. The loop is independent of the trailing edge of sync. signal and only locks to its leading edge. By design, the PLL1 does not suffer from any dead band even while locked. The speed of the PLL1 depends on the current value provided by the charge pump. While not locked, the current is very low, to slow down the changes of VCO frequency and thus protect the external power components at sync. signal change. In locked state, the currents are much higher, two different values being selectable via PLL1Pump I<sup>2</sup>C bus bit to provide a mean to control the PLL1 speed by S/W. Lower values make the PLL1 slower, but more stable. Higher values make it faster and less stable. In general, the PLL1 speed should be higher for high deflection frequencies. The response speed and stability (jitter level) depends on the choice of external components making up the loop filter. A

“CRC” filter is generally used (see Figure 4 on page 27).

Figure 4. H-PLL1 filter configuration



The PLL1 is internally inhibited during extracted vertical sync. pulse (if any) to avoid taking into account missing or wrong pulses on the phase comparator. Inhibition is obtained by forcing the charge pump output to high impedance state. The inhibition mechanism can be disabled through PLL1Pump I<sup>2</sup>C bus bit.

The Figure 7, in its upper part, shows the position of the VCO ramp signal in relation to input sync. pulse for three different positions of adjustment of horizontal position control *HPOS*.

Figure 5. Horizontal PLL1 block diagram





Figure 6. Horizontal oscillator (VCO) schematic diagram



### 10.3.3 - Voltage controlled oscillator

The VCO makes part of both PLL1 and PLL2 loops, being an “output” to PLL1 and “input” to PLL2. It delivers a linear sawtooth. The linears are obtained by charging and discharging an external capacitor on pin CO, with currents proportional to the current forced through an external resistor on pin RO, which itself depends on the input tuning voltage  $V_{HO}$  (filtered charge pump output). The rising and falling linears are limited by  $V_{HOThrLo}$  and  $V_{HOThrHi}$  thresholds filtered through HOscF pin.

At no signal condition, the  $V_{HO}$  tuning voltage is clamped to its minimum (see chapter ELECTRICAL PARAMETERS AND OPERATING CONDITIONS, part horizontal section), which corresponds to the free-running VCO frequency  $f_{HO(0)}$ . Refer to Note 1 for the formula to calculate this frequency using external components values. The ratio between the frequency corresponding to maximum  $V_{HO}$  and the one corresponding to minimum  $V_{HO}$  (free-running frequency) is about 4.5. This range can easily be increased in the application. The PLL1 can only lock to input frequencies falling inside these two limits.

### 10.3.4 - PLL2

The goal of the PLL2 is, by means of phasing the signal driving the power deflection transistor, to lock the middle of the horizontal flyback to a certain threshold of the VCO sawtooth. This internal threshold is affected by geometry phase corrections, like e.g., parallelogram. The PLL2 is much faster than PLL1 to be able to follow the dynamism of this phase modulation. The PLL2 control current (see Figure 7) is significantly increased during discharge of vertical oscillator (during vertical retrace period) to be able to make up for the difference of dynamic phase at the bottom and at the top of the picture. The PLL2 control current is integrated on

the external filter on pin HPLL2C to obtain smoothed voltage, used, in comparison with VCO ramp, as a threshold for H-drive rising edge generation.

As both leading and trailing edges of the H-drive signal in the Figure 7 must fall inside the rising part of the VCO ramp, an optimum middle position of the threshold has been found to provide enough margin for horizontal output transistor storage time as well as for the trailing edge of H-drive signal with maximum duty cycle. Yet, the constraints thereof must be taken into account while considering the application frequency range and H-flyback duration. The Figure 7 also shows regions for rising and falling edges of the H-drive signal on HOut pin. As it is forced high during the H-flyback pulse and low during the VCO discharge period, no edge during these two events takes effect.


The flyback input configuration is in Figure 8.

### 10.3.5 - Dynamic PLL2 phase control


The dynamic phase control of PLL2 is used to compensate for picture asymmetry versus vertical axis across the middle of the picture. It is done by modulating the phase of the horizontal deflection with respect to the incoming video (synchronization). Inside the device, the threshold  $V_{S(0)}$  is compared with the VCO ramp, the PLL2 locking the middle of H-flyback to the moment of their match. The dynamic phase is obtained by modulation of the threshold by correction waveforms. Refer to Figure 12 and to chapter TYPICAL OUTPUT WAVEFORMS. The correction waveforms have no effect in vertical middle of the screen (for middle vertical position). As they are summed, their effect on the phase tends to reach maximum span at top and bottom of the picture. As all the components of the resulting correction waveform (linear for parallelogram correction and parabola of 2nd order for Pin cushion asymmetry correction) are

generated from the output vertical deflection drive waveform, they both track with real vertical amplitude and position (including breathing compensation), thus being fixed on the screen. Refer to I<sup>2</sup>C bus control register map on page 21 for details on I<sup>2</sup>C bus controls.

**Figure 7. Horizontal timing diagram**



**Figure 8. HFly input configuration**



**10.3.6 - Output Section**


The H-drive signal is inhibited (high level) during flyback pulse, and also when  $V_{CC}$  is too low, when X-ray protection is activated (XRayAlarm I<sup>2</sup>C bus flag set to 1) and when I<sup>2</sup>C bus bit HBOutEn is set to 0 (default position).

The duty cycle of the H-drive signal is controlled via I<sup>2</sup>C bus register *HDUTY*. This is overruled during soft-start and soft-stop procedures (see sub chapter Soft-start and soft-stop on H-drive on page 29 and Figure 10).

The PLL2 is followed by a rapid phase shifting which accepts the signal from H-moiré canceller (see sub chapter Horizontal moiré cancellation on page 29)

The output stage consists of a NPN bipolar transistor, the collector of which is routed to HOut pin (see Figure 9).

**Figure 9. HOut configuration**



Non-conductive state of HOT (Horizontal Output Transistor) must correspond to non-conductive state of the device output transistor.

**10.3.7 - Soft-start and soft-stop on H-drive**

The soft-start and soft-stop procedure is carried out at each switch-on or switch-off of the H-drive signal, either via HBOutEn I<sup>2</sup>C bus bit or after reset of XRayAlarm I<sup>2</sup>C bus flag, to protect external power components. By its second function, the external capacitor on pin HPosF is used to time out this procedure, during which the duty cycle of H-drive signal starts at its maximum ( $t_{Hoff}/T_H$  for soft start/stop" in electrical specifications) and slowly decreases to the value determined by the control I<sup>2</sup>C bus register *HDUTY* (vice versa at soft-stop). This is controlled by voltage on pin HPosF. See Figure 10 and sub chapter Safety functions on page 36.

**10.3.8 - Horizontal moiré cancellation**

The horizontal moiré canceller is intended to blur a potential beat between the horizontal video pixel period and the CRT pixel width, which causes visible moiré patterns in the picture.


On pin HMoiré, in position "External" of I<sup>2</sup>C bus bit HMoiMode, it generates a square line-synchronized waveform with amplitude adjustable through *HMOIRE* I<sup>2</sup>C bus control. In position "Internal" of I<sup>2</sup>C bus bit HMoiMode, it introduces a microscopic indent on horizontal scan lines by injecting little controlled phase shifts to output circuitry of the horizontal section. Their amplitude is adjustable through *HMOIRE* I<sup>2</sup>C bus control.

Only one H-moiré, internal or external, is generated at a time.

The behaviour of horizontal moiré is to be optimised for different deflection design configurations using HMOiré I<sup>2</sup>C bus bit. This bit is to be kept at 0

for common architecture (B+ and EHT common regulation) and at 1 for separated architecture (B+ and EHT each regulated separately).

**Figure 10. Control of HOut and BOut at start/stop at nominal V<sub>cc</sub>**



**10.4 - VERTICAL SECTION**

**10.4.1 - General**

The goal of the vertical section is to drive vertical deflection output stage. It delivers a sawtooth waveform with an amplitude independent of deflection frequency, on which vertical geometry corrections of C- and S-type are superimposed (see chapter TYPICAL OUTPUT WAVEFORMS).

Block diagram is in Figure 11. The sawtooth is obtained by charging an external capacitor on pin VCap with controlled current and by discharging it via transistor Q1. This is controlled by the CONTROLLER. The charging starts when the voltage across the capacitor drops below V<sub>VOB</sub> threshold. The discharging starts either when it exceeds V<sub>VO<sub>T</sub></sub> threshold or a short time after arrival of synchronization pulse. This time is necessary for the AGC loop to sample the voltage at the top of the sawtooth. The V<sub>VOB</sub> reference is routed out onto VOscF pin in order to allow for further filtration.

The charging current influences amplitude and shape of the sawtooth. Just before the discharge, the voltage across the capacitor on pin VCap is sampled and stored on a storage capacitor connected on pin VAGCCap. During the following vertical period, this voltage is compared to internal

reference REF (V<sub>VO<sub>T</sub></sub>), the result thereof controlling the gain of the transconductance amplifier providing the charging current. Speed of this AGC loop depends on the storage capacitance on pin VAGCCap. The VLock I<sup>2</sup>C bus flag is set to 1 when the loop is stabilized, i.e. when the voltage on pin VAGCCap matches V<sub>VO<sub>T</sub></sub> value. On the screen, this corresponds to stabilized vertical size of picture. After a change of frequency on the sync. input, the stabilization time depends on the frequency difference and on the capacitor value. The lower its value, the shorter the stabilization time, but on the other hand, the lower the loop stability. A practical compromise is a capacitance of 470nF. The leakage current of this capacitor results in difference in amplitude between low and high frequencies. The higher its parallel resistance R<sub>L(VAGCCap)</sub>, the lower this difference.

When the synchronization pulse is not present, the charging current is fixed. As a consequence, the free-running frequency f<sub>VO(0)</sub> only depends on the value of the capacitor on pin VCap. It can be roughly calculated using the following formula

$$f_{VO(0)} = \frac{150nF}{C_{(VCap)}} \cdot 100Hz$$

The frequency range in which the AGC loop can regulate the amplitude also depends on this capacitor.

The C- and S-corrections of shape serve to compensate for the vertical deflection system non-linearity. They are controlled via *CCOR* and *SCOR* I<sup>2</sup>C bus controls.


Shape-corrected sawtooth with regulated amplitude is lead to amplitude control stage. The discharge exponential is replaced by  $V_{VOB}$  level, which, under control of the CONTROLLER, creates a rapid falling edge and a flat part before beginning of new ramp. Mean value of the waveform output on pin *VOut* is adjusted by means of *VPOS* I<sup>2</sup>C bus control, its amplitude through *VSIZE* I<sup>2</sup>C bus control. Vertical moiré is superimposed.

The biasing voltage for external DC-coupled vertical power amplifier is to be derived from  $V_{RefO}$  voltage provided on pin *RefOut*, using a resistor divider, this to ensure the same temperature drift of mean (DC) levels on both differential inputs and to compensate for spread of  $V_{RefO}$  value (and so mean output value) between particular devices.

**10.4.2 - Vertical moiré**

To blur the interaction of deflection lines with CRT mask grid pitch that can generate moiré pattern, the picture position is to be alternated at half-frame frequency. For this purpose, a square waveform at half-frame frequency is superimposed on the output waveform's DC value. Its amplitude is adjustable through *VMOIRE* I<sup>2</sup>C bus control,.

**Figure 11. Vertical section block diagram**



## 10.5 - EW DRIVE SECTION

The goal of the EW drive section is to provide, on pin EWOut, a waveform which, used by an external DC-coupled power stage, serves to compensate for those geometry errors of the picture that are symmetric versus vertical axis across the middle of the picture.

The waveform consists of an adjustable DC value, corresponding to horizontal size, a parabola of 2nd order for "pin cushion" correction, a linear for "keystone" correction and independent half-parabolas of 4th order for top and bottom corner corrections. All of them are adjustable via I<sup>2</sup>C bus, see i<sup>2</sup>c bus control register map on page 21 chapter.

Refer to Figure 12, Figure 13 and to chapter TYPICAL OUTPUT WAVEFORMS. The correction waveforms have no effect in the vertical middle of the screen (if the VPOS control is adjusted to its medium value). As they are summed, the resulting waveform tends to reach its maximum span at top and bottom of the picture. The voltage at the EWOut is top and bottom limited (see parameter V<sub>EW</sub>). According to Figure 13, especially the bottom limitation seems to be critical for maximum horizontal size (minimum DC). Actually it is not critical since the parabola component must always be applied. As all the components of the resulting

correction waveform are generated from the output vertical deflection drive waveform, they all track with real vertical amplitude and position (including breathing compensation), thus being fixed vertically on the screen. They are also affected by C- and S-corrections. The sum of components other than DC is affected by value in HSIZE I<sup>2</sup>C bus control in reversed sense. Refer to electrical specifications for value. The DC value, adjusted via HSIZE control, is also affected by voltage on HEHTIn input, thus providing a horizontal breathing compensation (see electrical specifications for value). The resulting waveform is conditionally multiplied with voltage on HPLL1F, which depends on frequency. Refer to electrical specifications for value and more precision. This tracking with frequency provides a rough compensation of variation of picture geometry with frequency and allows to fix the adjustment ranges of I<sup>2</sup>C bus controls throughout the operating range of horizontal frequencies. It can be switched off by EWTrHFr I<sup>2</sup>C bus bit (off by default).

The EW waveform signal is buffered by an NPN emitter follower, the emitter of which is directly routed to EWOut output, with no internal resistor to ground. It is to be biased externally.



Figure 12. Geometric corrections' schematic diagram





Figure 13. EWOut output waveforms



10.6 - DYNAMIC CORRECTION OUTPUT SECTION

10.6.1 - Vertical dynamic correction output VDyCor

A parabola at vertical deflection frequency is available on pin VDyCor. Its amplitude is adjustable via *VDC-AMP* I<sup>2</sup>C bus control and polarity controlled via VDyCorPol I<sup>2</sup>C bus bit. It tracks with real verti-

cal amplitude and position (including breathing compensation). It is also affected by C- and S-corrections.

The use of the correction waveform is up to the application (e.g. dynamic focus).

10.7 - DC/DC CONTROLLER SECTION

The section is designed to control a switch-mode DC/DC converter. A switch-mode DC/DC converter generates a DC voltage from a DC voltage of different value (higher or lower) with little power losses. The DC/DC controller is synchronized to horizontal deflection frequency to minimize potential interference into the picture.

Its operation is similar to that of standard UC3842.

The schematic diagram of the DC/DC controller is in Figure 14. The BOut output controls an external switching circuit (a MOS transistor) delivering

pulses synchronized on horizontal deflection frequency, the phase of which depends on I<sup>2</sup>C bus configuration, the phase of which depends on I<sup>2</sup>C bus configuration, see the table at the end of this chapter. Their duration depends on feedback provided to the circuit, generally a copy of DC/DC converter output voltage and a copy of current passing through the DC/DC converter circuitry (e.g. current through external power component). The polarity of the output can be controlled by BOutPol I<sup>2</sup>C bus bit. A NPN transistor open-collector is routed out to the BOut pin.

During the operation, a sawtooth is to be found on pin BISense, generated externally by the application. According to BOutPh I<sup>2</sup>C bus bit, the R-S flip-flop is set either at H-drive signal edge (rising or falling, depending on BOHEdge I<sup>2</sup>C bus bit), or a certain delay ( $t_{BTrigDel} / T_H$ ) after middle of H-flyback. The output is set On at the end of a short pulse generated by the monostable trigger.

Timing of reset of the R-S flip-flop affects duty cycle of the output square signal and so the energy transferred from DC/DC converter input to its output. A reset edge is provided by comparator C2 if the voltage on pin BISense exceeds the internal threshold  $V_{ThrBIsCurr}$ . This represents current limitation if a voltage proportional to the current through the power component or deflection stage is available on pin BISense. This threshold is affected by the voltage on pin HPosF, which rises at soft start and descends at soft stop. This ensures self-contained soft control of duty cycle of the output signal on pin BOut. Refer to Figure 10. Another condition for the reset of the R-S flip-flop, OR-ed with the one described before, is that the voltage on pin BISense exceeds the voltage  $V_{C1}$ , which


depends on the voltage applied on input BISense of the error amplifier O1. The two voltages are compared, and the reset signal generated by the comparator C1. The error amplifier amplifies (with a factor defined by external components) the difference between the input voltage proportional to DC/DC converter output voltage and internal reference  $V_{BReg}$ . The internal reference and so the output voltage is I<sup>2</sup>C bus adjustable by means of **BREF** I<sup>2</sup>C bus control.

Both step-up (DC/DC converter output voltage higher than its input voltage) and step-down (output voltage lower than input) are possible.

**DC/DC controller Off-to-On edge timing**

BOutPh (Sad07/ D7)	BOHEdge (Sad17/ D3)	Timing of Off-to-On transition on BOut output
0	don't care	Middle of H-flyback plus $t_{BTrigDel}$
1	0	Falling edge of H-drive signal
1	1	Rising edge of H-drive signal

**Figure 14. DC/DC converter controller block diagram**



**10.8 - MISCELLANEOUS****10.8.1 - Safety functions**

The safety functions comprise supply voltage monitoring with appropriate actions, soft start and soft stop features on H-drive and B-drive signals on HOut and BOut outputs and X-ray protection.

For supply voltage supervision, refer to paragraph Power supply and voltage references on page 25 and Figure 1. A schematic diagram putting together all safety functions and composite PLL1 lock and V-blanking indication is in Figure 15.

**10.8.2 - Soft start and soft stop functions**

For soft start and soft stop features for H-drive and B-drive signal, refer to paragraph Soft-start and soft-stop on H-drive on page 29 and sub chapter DC/DC CONTROLLER SECTION on page 34, respectively. See also the Figure 10. Regardless why the H-drive or B-drive signal are switched on or off (I<sup>2</sup>C bus command, power up or down, X-ray protection), the signals always phase-in and phase-out in the way drawn in the figure, the first


to phase-in and last to phase-out being the H-drive signal, which is to better protect the power stages at abrupt changes like switch-on and off. The timing of phase-in and phase-out only depends on the capacitance connected to HPosF pin which is virtually unlimited for this function. Yet it has a dual function (see paragraph PLL1 on page 26), so a compromise thereof is to be found.

**10.8.3 - X-ray protection**

The X-ray protection is activated if the voltage level on XRay input exceeds  $V_{ThrXRay}$  threshold. As a consequence, the H-drive and B-drive signals on HOut and BOut outputs are inhibited (switched off) after a 2-horizontal deflection line delay provided to avoid erratic excessive X-ray condition detection at short parasitic spikes. The XRayAlarm I<sup>2</sup>C bus flag is set to 1 to inform the MCU.

This protection is latched; it may be reset either by  $V_{CC}$  drop or by I<sup>2</sup>C bus bit XRayReset (see chapter I<sup>2</sup>C bus control register map on page 21).

Figure 15. Safety functions - block diagram



**10.8.4 - Composite output HLckVBk**

The composite output HLckVBk provides, at the same time, information about lock state of PLL1 and early vertical blanking pulse. As both signals have two logical levels, a four level signal is used to define the combination of the two. Schematic diagram putting together all safety functions and composite PLL1 lock and V-blanking indication is in Figure 15, the combinations, their respective levels and the HLckVBk configuration in Figure 16.

The early vertical blanking pulse is obtained by a logic combination of vertical synchronization pulse and pulse corresponding to vertical oscillator discharge. The combination corresponds to the drawing in Figure 16. The blanking pulse is started with

the leading edge of any of the two signals, whichever comes first. The blanking pulse is ended with the trailing edge of vertical oscillator discharge pulse. The device has no information about the vertical retrace time. Therefore, it does not cover, by the blanking pulse, the whole vertical retrace period. By means of BlankMode I<sup>2</sup>C bus bit, when at 1 (default), the blanking level (one of two according to PLL1 status) is made available on the HLckVBk permanently. The permanent blanking, irrespective of the BlankMode I<sup>2</sup>C bus bit, is also provided if the supply voltage is low (under V<sub>CCEn</sub> or V<sub>CCDis</sub> thresholds), if the X-ray protection is active or if the V-drive signal is disabled by VOutEn I<sup>2</sup>C bus bit.

**Figure 16. Levels on HLckVBk composite output**





Figure 17. Ground layout recommendations



## 11 - INTERNAL SCHEMATICS

Figure 18.




Figure 21.




Figure 19.




Figure 22.




Figure 20.




Figure 23.






Figure 24.




Figure 27.




Figure 25.




Figure 28.




Figure 26.




Figure 29.




Figure 30.




Figure 33.




Figure 31.




Figure 34.




Figure 32.




Figure 35.




Figure 36.




Figure 39.




Figure 37.






Figure 38.



## 12 - PACKAGE MECHANICAL DATA

### 32 PINS - PLASTIC SHRINK



Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	3.556	3.759	5.080	0.140	0.148	0.200
A1	0.508			0.020		
A2	3.048	3.556	4.572	0.120	0.140	0.180
B	0.356	0.457	0.584	0.014	0.018	0.023
B1	0.762	1.016	1.397	0.030	0.040	0.055
C	.203	0.254	0.356	0.008	0.010	0.014
D	27.43	27.94	28.45	1.080	1.100	1.120
E	9.906	10.41	11.05	0.390	0.410	0.435
E1	7.620	8.890	9.398	0.300	0.350	0.370
e		1.778			0.070	
eA		10.16			0.400	
eB			12.70			0.500
L	2.540	3.048	3.810	0.100	0.120	0.150

## Revision follow-up

### DATASHEET

December 2001                      version 4.0  
Document created from last version 4.0 of TDA9116

February 2002                      version 4.1  
Created new version from existing version 4.0 of TDA9116 as the previous was not compliant with the customer's request.  
The vertical frequency is kept the same as for the TDA9116  
The status registers are kept as for TDA9116  
correction in Block diagram: double arrow between I<sup>2</sup>c bus registers and I<sup>2</sup>C bus interface  
correction in figure 15: no gate for B-drive inhibition signal

February 2002                      version 4.1  
Publication on [www.st.com](http://www.st.com)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2003 STMicroelectronics - All Rights Reserved.

Purchase of I<sup>2</sup>C Components by STMicroelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>