

40A Digital MegaDLynxTM: Non-Isolated DC-DC Power Modules


 $4.5V_{dc} - 14.4V_{dc}$ input; $0.45V_{dc}$ to $2.0V_{dc}$ output; 40A Output Current

RoHS Compliant









Description

The 40A Digital Mega DLynx[™] power modules are non-isolated dc-dc converters that can deliver up to 40A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5V_{dc}-14.4V_{dc}$) and provide a precisely regulated output voltage from 0.45V_{dc} to 2.0V_{dc}, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable Loop™ feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

Applications

- Industrial equipment
- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment



Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863.
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to IPC-9592 (September 2008), Category 2, ClassII
- Compatible in a Pb-free or SnPb reflow environment (Z versions)
- Wide Input voltage range (4.5V_{dc}-14.4V_{dc})
- Output voltage programmable from 0.6V_{dc} to 2.0V_{dc} via external resistor. Digitally adjustable down to 0.45V_{dc}
- Digital interface through the PMBus™ # protocol
- Tunable Loop™ to optimize dynamic output voltage response
- Power Good signal
- Fixed switching frequency with capability of external synchronization

- Output overcurrent protection (non-latching)
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Cost efficient open frame design
- Small size: 33.02 mm x 13.46 mm x 10.9 mm (1.3 in x 0.53 in x 0.429 in)
- Wide operating temperature range [-40°C to 105°
 C (Ruggedized: -D), 85°C(Regular).
- Ruggedized (-D) version able to withstand high levels of shock and vibration
- ANSI/UL* 62368-1 and CAN/CSA† C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

FOOTNOTES

^{*} UL is a registered trademark of Underwriters Laboratories, Inc.

[†] CSA is a registered trademark of Canadian Standards Association.

[‡] VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

^{**} ISO is a registered trademark of the International Organization of Standards

[#] The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Technical Specifications

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V _{IN}	-0.3	15	V
Continues	7 (11	V IIV	0.5	19	· ·
SEQ, SYNC, VS+	All			7	V
CLK, DATA, SMBALERT#	All			3.6	V
Operating Ambient Temperature (see Thermal Considerations section)	All	T _A	-40	105	°C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	V_{IN}	4.5	-	14.4	V_{dc}
Maximum Input Current $(V_{IN} = 4.5V \text{ to } 14V, I_O = I_{O, max})$	All	I _{IN,max}			24	A _{dc}
Input No Load Current	$V_{O, set} = 0.6 V_{dc}$	I _{IN,no load}		54.7		mA
$(V_{IN} = 12V_{dc}, I_O = 0, module enabled)$	$V_{O, set} = 2V_{dc}$	IN no load		104		mA
Input Stand-by Current $(V_{IN} = 12V_{dc}, module disabled)$	All	I _{IN, stand-by}		12.5		mA
Inrush Transient	All	l²t			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, l_{μ} H source impedance; $V_{l_{N}}$ =0 to l_{ν} 4V l_{ν} 5 l_{ν} 6 l_{ν} 8 l_{ν} 9 Test configuration section)	All			90		mA _{p-p}
Input Ripple Rejection (120Hz)	All			-60		dB
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	$V_{\text{O, set}}$	-1.0		+1.0	%V _{O, set}
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{\text{O, set}}$	-3.0		+3.0	%V _{O, set}
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section)	All	Vo	0.6		2.0	V_{dc}
PMBus Adjustable Output Voltage Range	All	$V_{O,adj}$	-25	0	+25	%V _{O, set}
PMBus Output Voltage Adjustment Step Size	All		0.4			%V _{O, set}



Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Remote Sense Range	All				0.5	V_{dc}
Output Regulation						
Line (V _{IN} =V _{IN, min} to V _{IN, max})	All			-	6	mV
Load (I _O =I _{O, min} to I _{O, max})	All			-	10	mV
Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All			0.4		%V _{O, set}
Output Ripple and Noise on nominal output						
$(V_{IN}=V_{IN}, n_{om} \text{ and } I_{O}=I_{O, min} \text{ to } I_{O, max} C_{o} = 0.1 \mu F // 22 \mu F$ ceramic capacitors)						
Peak-to-Peak (5MHz to 20MHz bandwidth)	All		-	50	100	mV_{pk-pk}
RMS (5MHz to 20MHz bandwidth)	All			20	38	mV_{rms}
External Capacitance ¹						
Without the Tunable Loop™						
ESR ≥ 1 mΩ	All	$C_{O,max}$	6x47	-	6x47	μF
With the Tunable Loop™						
ESR ≥ 0.15 mΩ	All	$C_{O,max}$	6x47	-	7000	μF
ESR ≥ 10 mΩ	All	C _{O, max}	6x47	-	8500	μF
Output Current (in either sink or source mode)	All	Io	0		40	A_{dc}
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	I _{O, lim}		150	180	% I _{o,max}
Output Short-Circuit Current (Vo≤ 250mV) (Hiccup Mode)	All	I _{O, s/c}		2.1	2.83	A _{rms}
Efficiency	$V_{O, set} = 0.6 V_{dc}$	η	78.0	81.3		%
V _{IN} = 12V _{dc} , T _A =25°C	$V_{O, set}$ = 1.2 V_{dc}	η	84.0	88.5		%
$I_O=I_O$, max, $V_O=V_O$,set	$V_{O, set}$ = 1.8 V_{dc}	η	85.25	91.5		%
Switching Frequency	All	f_{sw}	380	400	420	kHz
Frequency Synchronization	All					
Synchronization Frequency Range	All		350		480	kHz
High-Level Input Voltage	All	V_{IH}	2.0			V
Low-Level Input Voltage	All	V_{IL}			0.4	V
Input Current, SYNC	All	I_{SYNC}			100	nA
Minimum Pulse Width, SYNC	All	t _{SYNC}	100			ns
Maximum SYNC rise time	All	t _{sync_sh}	100			ns

¹ External capacitors may require using the new Tunable LoopTM feature to ensure that the module is stable as well as getting the best transient response. See the Tunable LoopTM section for details.

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I ₀ =0.8 I ₀ , _{max} , T _A =40°C) Telcordia Issue 2 Method 1 Case 3	All		6,498,438		Hours
Weight		10.53 (0.37)	11.7 (0.41)	12.87 (0.45)	g (oz.)



Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
$(V_{IN}=V_{IN, min}$ to $V_{IN, max}$; open collector or equivalent, Signal						
referenced to GND)						
Device Code with no suffix "4" – Positive Logic (See Ordering						
Information)						
Logic High (Module ON)						
Input High Current	All	I _{IH}		-	10	μA
Input High Voltage	All	V _{IH}	3.5	-	$V_{IN,max}$	V
Logic Low (Module OFF)	A 11				,	•
Input Low Voltage	All	I _{IL}	- 0.7	-	1	mA V
Input Low Voltage Device Code with no suffix – Negative Logic (See Ordering	All	V _{IL}	-0.3	-	0.4	V
Information)						
(On/OFF pin is open collector/drain logic input with external						
pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	I _{IH}	_	_	1	mA
Input High Voltage	All	VIH	2	_	V _{IN,max}	V_{dc}
Logic Low (Module ON)					II V,I II GX	ao
Input low Current	All	I_{IL}	-	-	10	μA
Input Low Voltage	All	VIL	-0.2	-	0.4	V_{dc}
Turn-On Delay and Rise Times						
$(V_{IN}=V_{IN, nom}, I_O=I_O, max, V_O \text{ to within } \pm 1\% \text{ of steady state})$						
Case 1: On/Off input is enabled and then input power is						
applied (delay from instant at which $V_{IN} = V_{IN,min}$ until $V_o = 10\%$	All	T _{delay}	1.0	1.1	1.7	msec
of V _{o, set})						
Case 2: Input power is applied for at least one second and						
then the On/Off input is enabled (delay from instant at which	All	T _{delay}	600	700	1800	µsec
$V_{\text{on/off}}$ is enabled until $V_{\text{o}} = 10\%$ of V_{o} , set)	7 (11	I delay		700	1000	Macc
·						
Output voltage Rise time (time for V _o to rise from 10% of V _o , set	All	T_{rise}	1.2	1.5	2.2	msec
to 90% of V _{o, set})						
Output voltage overshoot ($T_A = 25^{\circ}C$				1.5	7.0	0/ 1/
$V_{IN} = V_{IN}$, min to V_{IN} , max, $I_O = I_O$, min to I_O , max) With or without maximum external capacitance			0	1.5	3.0	$\%$ $V_{O, set}$
Over Temperature Protection (See Thermal Considerations						
section)	All	T_{ref}	123	130	137	°C
PMBus Over Temperature Warning Threshold*	All	T _{WARN}	120	130	140	°C
	7 111	· WARIN	120	100	110	
Tracking Accuracy ($V_{IN, min}$ to $V_{IN, max}$; $I_{O, min}$ to $I_{O, max}$ $V_{SEQ} < V_o$)						
(Power-Up: 0.5V/ms)	All	$V_{\text{SEQ}} - V_{\text{o}}$			100	mV
(Power-Down: 0.5V/ms)	All	$V_{\text{SEQ}} - V_{\text{o}}$			100	mV
Input Undervoltage Lockout						
Turn-on Threshold	All		4.144	4.25	4.407	V_{dc}
Turn-off Threshold	All		3.947	3.98	4.163	V_{dc}
Hysteresis	All		0.25	0.3	0.35	V_{dc}
PMBus Adjustable Input Under Voltage Lockout Thresholds	All		2.5		14	V_{dc}
Resolution of Adjustable Input Under Voltage Threshold	All				500	mV

^{*}Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning



Feature Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
PGOOD (Power Good)						
Signal Interface Open Drain, V _{supply} ≤ 5V _{DC}						
Overvoltage threshold for PGOOD ON	All		103	108	113	$\% V_{O, set}$
Overvoltage threshold for PGOOD OFF	All		105	110	115	% V _{O, set}
Undervoltage threshold for PGOOD ON	All		87	92	97	% V _{O, set}
Undervoltage threshold for PGOOD OFF	All		85	90	95	% V _{O, set}
Pulldown resistance of PGOOD pin	All				50	Ω
Sink current capability into PGOOD pin	All				5	mA

Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		V _{IH}	2.1		3.6	V
Input Low Voltage (CLK, DATA)		V _{IL}			0.8	V
Input high level current (CLK, DATA)		I _{IH}	-10		10	μA
Input low level current (CLK, DATA)		I _{IL}	-10		10	μΑ
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{OUT} =2mA	V _{OL}			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	Іон	0		10	μΑ
Pin capacitance		Co		0.7		рF
PMBus Operating frequency range	Slave Mode	F _{PMB}	10		400	kHz
Data hold time	Receive Mode	tuppat	0			ns
Data Hold time	Transmit Mode	t _{HD:DAT}	300			115
Data setup time		t _{su:DAT}	250			ns
Measurement System Characteristics						
Read delay time		t _{DLY}	153	192	231	μs
Output current measurement range		I_{RNG}	0		40	Α
Output current measurement resolution		I _{RES}	62.5			mA
Output current measurement accuracy at 25°C		I _{ACC}			±5	%
Output current measurement offset		I _{OFST}			0.1	А
V_{OUT} measurement range		V _{OUT(rng)}	0		2.0	V
V _{OUT} measurement resolution		V _{OUT(res)}		16.25		mV
V _{out} measurement gain accuracy		V _{OUT(gain)}	-2		2	LSB
V _{out} measurement offset		$V_{\text{OUT(ofst)}}$	-3		3	%
V _{OUT} measurement gain accuracy		V _{OUT, (ACC)}	-15		+15	%
V _{IN} measurement range		$V_{IN(rng)}$	0		14.4	V
V _{IN} measurement resolution		V _{IN(res)}		32.5		mV
V _{IN} measurement gain accuracy		V _{IN(gain)}	-2		2	LSB
V _{IN} measurement offset		V _{IN(ofst)}	-5.5		1.4	%
V _{IN} measurement accuracy		V _{IN}	-3		+3	%



Characteristic Curves

The following figures provide typical characteristics for the 40A Digital Mega DLynx™ at 0.6V₀ and 25°C.




Figure 1. Converter Efficiency versus Output Current.




Figure 3. Typical output ripple and noise (C_0 =6x47 μ F ceramic, V_{IN} = 12V, I_o = $I_{o,max}$).




Figure 5. Typical Start-up Using On/Off Voltage (Io = Io,max).




Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}= 12x680uF +6x47uF C_{Tune}=47nF, R_{Tune}=180 ohms




Figure 6. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = $I_{o,max}$).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 40A Digital Mega DLynx™ at 1.2V₀ and 25°C.




Figure 7. Converter Efficiency versus Output Current.




Figure 9. Typical output ripple and noise ($C_0=6x47\mu F$ ceramic, $V_{IN}=12V$, $I_0=I_{o,max}$).




Figure 11. Typical Start-up Using On/Off Voltage (Io = Io,max).




Figure 8. Derating Output Current versus Ambient Temperature and Airflow.




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% at 12V_{in}, C_{out}= 6x330uF, C_{Tune}=12nF, R_{Tune}=200 ohms




Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).



Characteristic Curves (continued)

The following figures provide typical characteristics for the 40A Digital Mega DLynx™ at 1.8V₀ and 25°C.




Figure 13 Converter Efficiency versus Output Current.




Figure 14. Derating Output Current versus Ambient Temperature and Airflow.




Figure 15. Typical output ripple and noise ($C_0=6x47\mu F$ ceramic, $V_{IN}=12V$, $I_0=I_{0,max}$).




Figure 16. Transient Response to Dynamic Load Change from 50% to 100% at $12V_{in}$, C_{out} = 6x330uF, C_{Tune} =5.6nF, R_{Tune} =220 ohms




Figure 17. Typical Start-up Using On/Off Voltage (Io = Io,max).




Figure 18. Typical Start-up Using Input Voltage (V_{IN} = 12V, I_o = $I_{o,max}$).



Design Considerations

Input Filtering

The 40A Digital Mega DLynx[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 19 shows the input ripple voltage for various output voltages at 40A of load current with 4x22 µF, 6x22µF or 8x22uF ceramic capacitors and an input of 12V.




Figure 19. Input ripple voltage for various output voltages with various external ceramic capacitors at the input (40A load). Input voltage is 12V. Scope Bandwidth limited to 20MHz

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μF ceramic and 47 μF ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 20 provides output ripple information for different external capacitance values at various Vo and a full

load current of 40A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable LoopTM feature described later in this data sheet.




Figure 20. Output ripple voltage for various output voltages with external 6x47 μ F, 8x47 μ F or 10x47 μ F ceramic capacitors at the output (40A load). Input voltage is 12V. Scope Bandwidth limited to 20MHz

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368- 1:2014/A11:2017.

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with a fast acting fuse with a maximum rating of 30A, 100V (for example, Little fuse 456 series) in the positive input lead.



Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off

The 40A Digital Mega DLynx[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 21.

For negative logic On/Off modules, the circuit configuration is shown in Fig. 22.




Figure 21. Circuit configuration for using positive On/Off logic.




Figure 22. Circuit configuration for using negative On/Off logic.

Digital On/Off

Please see the Digital Feature Descriptions section.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a pre-biased output as long as the pre-bias voltage is 0.5V less than the set output voltage.



Analog Feature Descriptions (continued)

Analog Output Voltage Programming

The output voltage of the module is programmable to any voltage from 0.6dc to $2.0V_{\rm dc}$ by connecting a resistor between the Trim and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 23. The Upper Limit curve shows that for output voltages lower than IV, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.




Figure 23. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.




Figure 24. Circuit configuration for programming output voltage using an external resistor.

Caution – Do not connect SIG_GND to GND elsewhere in the layout

Without an external resistor between Trim and SIG_GND pins, the output of the module will be 0.6V_{dc}. To calculate the value of the trim resistor, R_{trim} for a desired output voltage, should be as per the following equation:

$$R_{\text{trim}} = \left[\begin{array}{c} 12 \\ \hline V_{\text{o}} - 0.6 \end{array} \right] \quad k\Omega$$

 R_{trim} is the external resistor in $k\Omega$

 V_{\circ} is the desired output voltage.

Table 1 provides R_{trim} values required for some common output voltages.

V _{O, set} (V)	R_{trim} (K Ω)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10

Table 1

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the V_{OUT} and GND pins of the module should not exceed 0.5V.

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, $R_{\text{margin-up}}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{\text{margin-down}}$, from the Trim pin to output pin for margining-down. Figure 25 shows the circuit configuration for output voltage margining. The POL

Programming Tool, available at $\underline{\text{omnionpower.com}}$ under the Downloads section, also calculates the values of $R_{\text{margin-up}}$ and $R_{\text{margin-down}}$ for a specific output voltage and % margin. Please consult your local OmniOn technical representative for additional details.



Analog Feature Descriptions (continued)

Analog Voltage Margining (continued)




Figure 25. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Output Voltage Sequencing

The power module includes a sequencing feature, EZSEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

The voltage applied to the SEQ pin should be scaled down by the same ratio as used to scale the output voltage down to the reference voltage of the module. This is accomplished by an external resistive divider connected across the sequencing voltage before it is fed to the SEQ pin as shown in Fig. 26. In addition, a small capacitor (suggested value 100pF) should be connected across the lower resistor R1.

For all DLynx modules, the minimum recommended delay between the ON/OFF signal and the sequencing signal is 10ms to ensure that the module output is ramped up according to the sequencing signal. This ensures that the module soft-start routine is completed before the sequencing signal is allowed to ramp up.




Figure 26. Circuit showing connection of the sequencing signal to the SEQ pin.

When the scaled down sequencing voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the sequencing voltage must be set higher than the set-point voltage of the module. The output voltage follows the sequencing voltage on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

The module's output can track the SEQ pin signal with slopes of up to 0.5V/msec during power-up or power-down.

To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

Note that in all digital DLynx series of modules, the PMBus Output Undervoltage Fault will be tripped when sequencing is employed. This will be detected using the STATUS_WORD and STATUS_VOUT PMBus commands. In addition, the SMBALERT# signal will be asserted low as occurs for all faults and warnings. To avoid the module shutting down due to the Output Undervoltage Fault, the module must be set to continue operation without interruption as the response to this fault (see the description of the PMBus command VOUT_UV_FAULT_RESPONSE for additional information).



Analog Feature Descriptions (continued)

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Load Transient Considerations

The MDT040 module can achieve 100% load transient above 0°C ambient temperature. Below 0°C ambient temperature, the load transient is limited to a maximum of 62.5% of specified full load current.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over temperature threshold of 145° C(typ) is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 27, with the converter being synchronized by the rising edge of the external signal.

The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to GND.




Figure 27. External source connections to synchronize switching frequency of the module.

Paralleling with Active Load Sharing (-P Option)

For additional power requirements, the Mega DLynx[™] power module is also equipped with paralleling capability. Up to five modules can be configured in parallel, with active load sharing.

To implement paralleling, the following conditions must be satisfied.

- All modules connected in parallel must be frequency synchronized where they are switching at the same frequency. This is done by using the SYNC function of the module and connecting to an external frequency source. Modules can be interleaved to reduce input ripple/filtering requirements.
- The share pins of all units in parallel must be connected together. The path of these connections should be as direct as possible.
- The remote sense connections to all modules should be made that to same points for the output, i.e. all VS+ and VS- terminals for all modules are connected to the power bus at the same points.
- For converters operating in parallel, tunable loop components "R_{TUNE}" and "C_{TUNE}" must be selected to meet the required transient specification. For providing better noise immunity, we recommend that RTUNE value to be greater than 300Ω.

Some special considerations apply for design of converters in parallel operation:

 When sizing the number of modules required for parallel operation, take note of the fact that current sharing has some tolerance. In addition, under transient conditions such as a dynamic load



Analog Feature Descriptions (continued)

Paralleling with Active Load Sharing (-P Option) (continued)

change and during startup, all converter output currents will not be equal. To allow for such variation and avoid the likelihood of a converter shutting off due to a current overload, the total capacity of the paralleled system should be no more than 90% of the sum of the individual converters. As an example, for a system of three MegaDLynx $^{\text{TM}}$ converters in parallel, the total current drawn should be less that 90% of (3 x 40A), i.e. less than 108 A. Similarly, four units can support a load less than 144 A.

- All modules should be turned ON and OFF together. This is so that all modules come up at the same time avoiding the problem of one converter sourcing current into the other leading to an overcurrent trip condition. To ensure that all modules come up simultaneously, the on/off pins of all paralleled converters should be tied together and the converters enabled and disabled using the on/off pin. Note that this means that converters in parallel cannot be digitally turned ON as that does not ensure that all modules being paralleled turn on at the same time.
- If digital trimming is used to adjust the overall output voltage, the adjustments need to be made in a series of small steps to avoid shutting down the output. Each step should be no more than 20mV for each module. For example, to adjust the overall output voltage in a setup with two modules (A and B) in parallel from IV to 1.IV, module A would be adjusted from 1.0 to 1.02V followed by module B from 1.0 to 1.02V, then each module in sequence from 1.02 to 1.04V and so on until the final output voltage of 1.IV is reached.
- If the Sequencing function is being used to startup and shut down modules and the module is being held to OV by the tracking signal then there may be small deviations on the module output. This is due to controller duty cycle limitations encountered in trying to hold the voltage down near OV.
- The share bus is not designed for redundant operation and the system will be non-functional upon failure of one of the units when multiple units are in parallel. In particular, if one of the converters shuts down during operation, the other converters may also shut down due to their outputs hitting current limit. In such a situation, unless a coordinated restart is ensured, the system may never properly restart since different converters will try to restart at different times causing an overload condition and subsequent shutdown. This situation can be avoided by having an external output voltage monitor circuit that

detects a shutdown condition and forces all converters to shut down and restart together.

When not using the active load share feature, share pins should be left unconnected.

Measuring Output Current, Output Voltage and Input Voltage

Please see the Digital Feature Descriptions section.

Dual Layout

Identical dimensions and pin layout of Analog and Digital Mega DLynx modules permit migration from one to the other without needing to change the layout. In both cases the trim resistor is connected between trim and signal ground.

Tunable Loop™

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop™ allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop™ is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 28. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 28. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.



Analog Feature Descriptions (continued)

Tunable Loop™ (continued)

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 20A to 40A step change (50% of full load), with an input voltage of 12V.

Please contact your OmniOn technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

C。	6x47µF	8x47µF	10x47µF	12x47µF	20x47μF
R _{TUNE}	330Ω	330Ω	330Ω	330Ω	200Ω
C _{TUNE}	330pF	820pF	1200pF	1500pF	3300pF

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for V_{in} =12V and various external ceramic capacitor combinations.

Vo	1.8V	1.2V	0.6V
c _o	4x47uF + 6x330µF polymer	4x47uF + 11x330µF polymer	4x47uF + 12x680µF polymer
RTUNE	220 Ω	200 Ω	180 Ω
C _{TUNE}	5600pF	12nF	47nF
ΔV	34mV	22mV	12mV

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of V_{out} for a 20A step load with V_{in} =12V.

Note: The capacitors used in the Tunable Loop tables are 47 μ F/3 m Ω ESR ceramic, 330 μ F/12 m Ω ESR polymer capacitor and 680 μ F/12 m Ω polymer capacitor.

Digital Feature Descriptions

PMBus Interface Capability

The 40A Digital Mega DLynx[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from www.pmbus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent



Digital Feature Descriptions (continued)

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDRO and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDRO sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (KΩ)
0	10
1	15.4
2	23.7
3	36.5
4	54.9
5	84.5
6	130
7	200

Table 4

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 29. Circuit showing connection of resistors used to set the PMBus address of the module.

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0: Output is disabled

1: Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	1

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action	
0	Module ignores the analog ON/OFF pin, i.e.ON/OFF is only controlled through the PMBUS via the OPERATION command	
Module requires the analog ON/OF pin to be asserted to start the unit		



Digital Feature Descriptions (continued)

PMBus Adjustable Soft Start Rise Time (continued)

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Rise Time	Exponent	Mantissa
600µs	11100	0000001010
900µs	11100	00000001110
1.2ms	11100	0000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Table 5

Output Voltage Adjustment Using the PMBus

The VOUT_SCALE_LOOP parameter is important for a number of PMBus commands related to output voltage trimming, margining, over/under voltage protection and the PGOOD thresholds. The output voltage of the module is set as the combination of the voltage divider formed by R_{Trim} and a $20 k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT} = \begin{bmatrix} 20000 + R_{Trim} \\ \hline R_{Trim} \end{bmatrix} \times V_{REP}$$

Hence the module output voltage is dependent on the value of R_{Trim} which is connected external to the module. The information on the output voltage divider ratio is conveyed to the module through the VOUT_SCALE_LOOP parameter which is calculated as follows:

VOUT_SCALE_LOOP =
$$\frac{R_{Trim}}{20000 + R_{Trim}}$$

The VOUT_SCALE_LOOP parameter is specified using the "Linear" format and two bytes. The upper five bits [7:3] of the high byte are used to set the exponent which is fixed at –9 (decimal). The remaining three bits of the high byte [2:0] and the eight bits of the lower byte are used for the mantissa. The default value of the mantissa is 00100000000 corresponding to 256 (decimal), corresponding to a divider ratio of 0.5. The maximum value of the mantissa is 512 corresponding to a divider ratio of 1. Note that the resolution of the VOUT SCALE LOOP command is 0.2%.

When PMBus commands are used to trim or margin the output voltage, the value of VREF is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjusted with a minimum step size of 0.4% over a ±25% range from nominal using the VOUT_TRIM command over the PMBus.

The VOUT_TRIM command is used to apply a fixed offset voltage to the output voltage command value using the "Linear" mode with the exponent fixed at -10 (decimal). The value of the offset voltage is given by

$$V_{OUT(offset)} = VOUT_TRIM \times 2^{-10}$$

This offset voltage is added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. The valid range in two's complement for this command is –4000h to 3fffh. The high order two bits of the high byte must both be either 0 or 1. If a value outside of the +/-25% adjustment range is given with this command, the module will set its output voltage to the nominal value (as if VOUT_TRIM had been set to 0), assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Output Voltage Margining Using the PMBus

The module can also have its output voltage margined via PMBus commands. The command VOUT_MARGIN_HIGH sets the margin high voltage, while the command VOUT_MARGIN_LOW sets the margin low voltage. Both the VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW commands use the "Linear" mode with the exponent fixed at –10 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the VOUT_MARGIN_HIGH or VOUT_MARGIN_LOW and the VOUT_TRIM values as shown below.



Digital Feature Descriptions (continued)

Output Voltage Margining Using the PMBus (continued)

V_{OUT(MH)} = (VOUT_MARGIN_HIGH + VOUT_TRIM)x 2⁻¹⁰

 $V_{OUT(ML)} = (VOUT_MARGIN_LOW + VOUT_TRIM)x 2^{-10}$

Note that the sum of the margin and trim voltages cannot be outside the ±25% window around the nominal output voltage. The data associated with VOUT_MARGIN_HIGH and VOUT_MARGIN_LOW can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

The module is commanded to go to the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

00XX: Margin Off

0101: Margin Low (Ignore Fault)

0110: Margin Low (Act on Fault)

1001 : Margin High (Ignore Fault)

1010: Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter

IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at -1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 55.5A (decimal). For production codes after April 2013, the value for IOUT_OC_WARN_LIMIT will be fixed at 57A. For earlier production codes the actual value for IOUT_OC_WARN_LIMIT will vary from module to module due to calibration during production testing. The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module can provide information related to temperature of the module through the STATUS_TEMPERATURE command. The command returns information about whether the pre-set over temperature fault threshold and/or the warning threshold have been exceeded.

PMBus Adjustable Output Over and Under Voltage Protection

The module has output over and under voltage protection capability. The PMBus command VOUT_OV_FAULT_LIMIT is used to set the output over voltage threshold from four possible values: 108%, 110%, 112% or 115% of the commanded output voltage. The command VOUT_UV_FAULT_LIMIT sets the threshold that causes an output under voltage fault and can also be selected from four possible values: 92%, 90%, 88% or 85%. The default values are 112% and 88% of commanded output voltage. Both commands use two data bytes formatted as two's complement binary integers. The "Linear" mode is used with the exponent fixed to –10 (decimal) and the effective over or under voltage trip points given by:

 $V_{OUT(OV_REQ)} = (VOUT_OV_FAULT_LIMIT)x 2^{-10}$

 $V_{OUT(UV_REQ)} = (VOUT_UV_FAULT_LIMIT)x 2^{-10}$

Values within the supported range for over and undervoltage detection thresholds will be set to the nearest fixed percentage. Note that the correct value for VOUT_SCALE_LOOP must be set in the module for the correct over or under voltage trip points to be calculated.

In addition to adjustable output voltage protection, the 40A Digital Mega DLynx™ module can also be programmed for the response to the fault. The VOUT_OV_FAULT RESPONSE and VOUT_UV_FAULT_RESPONSE commands specify the response to the fault. Both these commands use a single data byte with the possible options as shown below.

- 1. Continue operation without interruption (Bits [7:6] = 00, Bits [5:3] = xxx)
- Continue for four switching cycles and then shut down if the fault is still present, followed by no restart or continuous restart (Bits [7:6] = 01, Bits [5:3] = 000 means no restart, Bits [5:3] = 111 means continuous restart)
- Immediate shut down followed by no restart or continuous restart (Bits [7:6] = 10, Bits [5:3] = 000 means no restart, Bits [5:3] = 111 means continuous restart).



Digital Feature Descriptions (continued)

PMBus Adjustable Output Over and Under Voltage Protection (continued)

4. Module output is disabled when the fault is present and the output is enabled when the fault no longer exists (Bits [7:6] = 11, Bits [5:3] = xxx).

Note that separate response choices are possible for output over voltage or under voltage faults.

PMBus Adjustable Input Undervoltage Lockout

The module allows adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold, while the VIN_OFF command sets the input voltage turn off threshold. For the VIN_ON command, possible values are 3.5 to 14V in 0.5V steps. For the VIN_OFF command, possible values are 3V to 14V in 0.5V steps. If other values are entered for either command, they will be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits represent the exponent (fixed at -2) and the remaining 11 bits represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Power Good

The module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The POWER_GOOD_ON command sets the output voltage level above which PGOOD is asserted (lower threshold). For example, with a 1.2V nominal output voltage, the POWER_GOOD_ON threshold can set the lower threshold to 1.14 or 1.1V. Doing this will automatically set the upper thresholds to 1.26 or 1.3V.

The POWER_GOOD_OFF command sets the level below which the PGOOD command is de-asserted. This command also sets two thresholds symmetrically placed around the nominal output voltage. Normally, the POWER_GOOD_ON threshold is set higher than the POWER_GOOD_OFF threshold.

Both POWER_GOOD_ON and POWER_GOOD_OFF commands use the "Linear" format with the exponent fixed at -10 (decimal). The two thresholds are given by

 $V_{OUT(PGOOD_ON)} = (POWER_GOOD_ON)x 2^{-10}$

 $V_{OUT(PGOOD_OFF)} = (POWER_GOOD_OFF)x 2^{-10}$

Both commands use two data bytes with bit [7] of the high byte fixed at 0, while the remaining bits are r/w and used to set the mantissa using two's complement representation. Both commands also use the VOUT_SCALE_LOOP parameter so it must be set correctly. The default value of POWER_GOOD_ON is set at 1.1035V and that of the POWER_GOOD_OFF is set at 1.08V. The values associated with these commands can be stored in non-volatile memory using the STORE_DEFAULT_ALL command.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5V_{DC} or lower.

Measurement of Output Current, Output Voltage and Input Voltage

The module is capable of measuring key module parameters such as output current and voltage and input voltage and providing this information through the PMBus interface. Roughly every 200µs, the module makes 16 measurements each of output current, voltage and input voltage. Average values of these 16 measurements are then calculated and placed in the appropriate registers. The values in the registers can then be read using the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.



Digital Feature Descriptions (continued)

Measuring Output Current Using the PMBus (continued)

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at – 4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Note that the current reading provided by the module is not corrected for temperature. The temperature corrected current reading for module temperature T_{Module} can be estimated using the following equation

where $I_{\text{OUT_CORR}}$ is the temperature corrected value of the current measurement, $I_{\text{READ_OUT}}$ is the module current measurement value, TIND is the temperature of the inductor winding on the module. Since it may be difficult to measure T_{IND} , it may be approximated by an estimate of the module temperature.

Measuring Output Voltage Using the PMBus

The module can provide output voltage information using the READ_VOUT command. The command returns two bytes of data all representing the mantissa while the exponent is fixed at -10 (decimal).

During manufacture of the module, offset and gain correction values are written into the non-volatile memory of the module. The command VOUT_CAL_OFFSET can be used to read and/or write the offset (two bytes consisting of a 16-bit mantissa in two's complement format) while the exponent is

always fixed at -10 (decimal). The allowed range for this offset correction is -125 to 124mV. The command VOUT_CAL_GAIN can be used to read and/or write the gain correction - two bytes consisting of a five-bit exponent (fixed at -8) and a 11-bit mantissa. The range of this correction factor is -0.125 to +0.121, with a resolution of 0.004. The corrected output voltage reading is then given by:

 $V_{\text{OUT}}(\text{Final}) = [V_{\text{OUT}}(\text{Initial}) \times (1 + \text{VOUT_CAL_GAIN})] + \text{VOUT_CAL_OFFSET}$

Measuring Input Voltage Using the PMBus

The module can provide output voltage information using the READ_VIN command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data form the two's complement representation of the exponent which is fixed at –5 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module. The command VIN_CAL_OFFSET can be used to read and/or write the offset - two bytes consisting of a five-bit exponent (fixed at -5) and all-bit mantissa in two's complement format. The allowed range for this offset correction is -2to 1.968V, and the resolution is 32mV. The command VIN_CAL_GAIN can be used to read and/or write the gain correction - two bytes consisting of a five-bit exponent (fixed at -8) and a 11-bit mantissa. The range of this correction factor is -0.125 to +0.121, with a resolution of 0.004. The corrected output voltage reading is then given by:

 $V_{IN}(Final) = [V_{IN}(Initial) \times (1 + VIN_CAL_GAIN)] + VIN_CAL_OFFSET$

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.



Digital Feature Descriptions (continued)

Measuring Input Voltage Using the PMBus (continued)

STATUS_BYTE: Returns one byte of information with a summary of the most critical device faults.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	V _{o∪T} Overvoltage	0
4	I _{OUT} Overcurrent	0
3	V _{IN} Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS_WORD: Returns two bytes of information with a summary of the module's fault/warning conditions.

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	V _{o∪T} Overvoltage	0
4	I _{OUT} Overcurrent	0
3	V _{IN} Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

Low Byte

Bit Position	Flag	Default Value
7	V _{o∪T} fault or warning	0
6	I _{ο∪T} fault for warning	0
5	X	0
4	X	0
3	Power_GOOD# (is negated)	0
2	X	0
1	X	0
0	X	0

High Byte

STATUS_VOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	V _{OUT} OV Fault	0
6	X	0
5	X	0
4	V _{o∪T} UV Fault	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_IOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	lout OC Fault	0
6	X	0
5	I _{OUT} OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_TEMPERATURE: Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS_CML: Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported	0
	Command	
6	Invalid/Unsupported	0
	Command	
5	Packet Error Check Failed	0
4	X	0
3	X	0
2	X	0
1	Other Communication Fault	0
0	X	0



Digital Feature Descriptions (continued)

Measuring Input Voltage Using the PMBus (continued)

MFR_VIN_MIN: Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN: Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00: Returns information related to the type of module. Bits [7:2] in the Low Byte indicate the module type (000010 corresponds to the UDT020 series of module). Bits 1:0 in the High Byte are used to indicate the manufacturer ID, with 00 reserved for OmniOn.

Bit Position	Flag	Default Value
7:2	Module Name	000010
1:0	Reserved	10

Low Byte

Bit Position	Flag	Default Value
7:0	Module Revision Number	None
1:0	Reserved	00

High Byte



Summary of Supported PMBus Commands

Hex Code	Command	ommand Brief Description											Non-Volatile Memory Storage
		Turn Module or	n or of	f. Also	used	to ma	argin	the	outp	out vo	olta	ige	-
		Format			Uı	nsign	ed B	inai	ry				
01	OPERATION	Bit Position	7	6	5	4		3	2	1		0	
01	OPERATION	Access	r/w	r	r/w	r/w	/	r/w	r/w	r		r	
		Function	On	Χ		Ма	argir	1		Х		Χ	
		Default Value	0	0	0	0		0	0	Χ		Χ	
		Configures the							binat	ion o	f		
		analog ON/OFF	ipin a	nd P	MBus (comm	nano	ls					
		Format			Ur	nsign	ed B	inar	У				
02	ON_OFF_CONFIG	Bit Position	7	6	5		4	3	2	1		0	YES
		Access	r	r	r		/w	r/w	r/w			r	
		Function	X	X	X	ı	pu	cmc	Ср	r po	ol	сра	
		Default Value	0	0	0		I	0					
03	CLEAR_FAULTS Clear any fault bits that may have been set, also releases the												
	SMBALERT# signal if the device has been asserting it.												
	Used to control writing to the module via PMBus. Copies the current register setting in the module whose command code												
matches the value in the data byte into non-volatile memory													
		(EEPROM) on t			аса бу	rte ini	to nc	יע-ו זכ	Olatii	e me	HIC	лу	
		Format	nemo	Jaule		nsign	ad E	2ina	r\/				
		Bit Position	7	6				3	2	1	(0	
		Access	r/v				-	X	X	X		X	
		Function	bit					X	X	X		X	
		Default Value				_		Х	X	X		X	
10		Bit 5: 0 – Enable 1 – Disable OPERATIOI and ON_ Bit 6: 0 – Enable 1 – Disable PAGE and 0) Bit 7: 0 – Enabl 1 – Disable command	es all wind of the sall with t	vrites CONF writes vrites ATIO writes vrites	except IG (bit as per except N com s as per except	the V 6 and mitte for th mand	WRIT d bit7 d in ne W ds (bi	E_P 7 mu bit5 /RITI it5 a bit5	ROTI	ECT, F e 0) t7 OTEC it7 m it6	CT, ust		YES
		Copies all curre	ent rec	aister	settino	as in t	he m	nodi	ule in	to no	n-		
11	STORE_DEFAULT_ALL	volatile memor for the comma	у (ЕЕГ	PROM	I) on th	ne mo	dule	. Tal	kes a	bout	50ı	ms	
_		Restores all cur				nas ir	the	mo	dule	from	٧a	lues	
12	RESTORE_DEFAULT_ALL	in the module i								5111	, u		
		Copies the curr	ent re	giste	r settir	ng in t	he n	nodi	ule w				
		command cod							byte	into	no	n-	
13	STORE_DEFAULT_CODE	volatile memory (EEPROM) on the module Bit Position 7 6 5 4 3 2 1 0											
	515112521762126052	Bit Position	W	W	5 W	4 W	3 W	./		W	-	0 W	
		Access Function	v v	v V		omma		-		۷V		VV	
		Restores the cu	ırron+	regic						whar	50		
		command code	arrent e mat	ches t	the val	ue in 1	the c	: 1110 data	byte	from	se 1 th	ne	
		value in the mo											
14	RESTORE_DEFAULT_CODE	Bit Position	7	6	5	4	3	5	2	1		0	
		Access	W	W	W	W	V	•	W	W		W	
		Function			C	omma	and	code	9				
Page 24	•		Ta	ble 6								L	



Hex Code	Command			Brie	f Desc	riptio	n				Non-Volatile Memory Storage
		The module ha	as MO	DE set	to Lin	ear an	d Expo	nent	set to	-10.	
		These values c	annot	be ch	anged						
20	VOLIT MODE	Bit Position	7	6	5	4	3	2	1	0	
20	VOUT_MODE	Access	r	r	r	r	r	r	r	r	
		Function		Mode			Ex	poner	nt		
		Default Value	0	0	0	1	0	1	1	0	
		Apply a fixed o	ffset \	/oltage	to the	outp	ut volta	age co	omma	ind	
		value. Exponer	nt is fi	xed at	-10.						
		Format		Linea	ar, two	's con	nplem	ent bi	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r	r/w	r/w	r/w	r/w	r/w	r/w	
22	VOUT_TRIM	Function				High	Byte		•		YES
		Default Value	0	0	0	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Low I	3yte				
		Default Value	0	0	0	0	0	0	0	0	
		Sets the target	volta	ge for	margi	ning th	ne out	out hi	gh.		
		Exponent is fix			J	J			_		
		Format		Line	ar, two	's con	nplem	ent bi	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
25	VOUT_MARGIN_HIGH	Function		-	1 -	High	Byte		1	1 -	YES
23		Default Value	0	0	0	0	0	1	0	1	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Low	Byte				
		Default Value	0	1	0	0	0	1	1	1	
		Sets the target Exponent is fix									
		Format		Line	ar, two	's con	nplem	ent b	inarv		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
26	VOUT MARGIN LOW	Function		1		High		1 -	1 -	1 -	YES
		Default Value	0	0	0	0	0	1	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			•	Low	Byte		•	•	
		Default Value	0	1	0	1	0	0	0	1	
		Sets the scalin	a of th	ne outi	out vol	tage –	egual	to the	e feedl	back	
		resistor divider			JGC 101	tage	equai			oacit	
		Format			ar, two	o's con	anlem	ont h	inary		
		Bit Position	7	6	5 5	4	3	2	illally	0	
		Access	r	r	r	r	r	r	r/w	r/w	
29	VOUT_SCALE_LOOP	Function	- '-	<u> </u>	<u>I '</u> Expone		1 '		Mantis		YES
	**************************************	Default Value	1	0	1	1	1	0	0	1	123
		Bit Position	7	6	5	4	3	2	1	0	
	<u> </u>	Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
	 	Function	<u> </u>	1 ., .,	1 ., .,	Man		1 ., .,	1 ', ''	1 ', ''	
		Default Value	0	0	0	0	0	0	0	0	
		120.2310 74140									1



Hex Code	Command			Non-Volatile Memory Storage								
		Sets the value	of inp	ut volt	age at	which	the m	odule	turns	on		
		Format		Lino	or two	's com	nlom	ant hi	narv			
		Bit Position	7	6	5 5	4	3	2	liai y	0		
		Access	r	r	r	r	r	r	r	r		
		Function	'		xpone				1antis	1		
35	VIN_ON	Default Value	1	<u> </u>	1	1	0	0	0	0	YES	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Mant	issa		ı			
		Default Value	0	0	0	0	1	1	1	0		
		Sets the value	of inn	ut volt	age at	which	the m	odule	turns	off		
			Format Linear, two's complement binary									
			7				_		nary	0		
		Bit Position	7	6	5	4	3	2		0		
		Access Function	r	r	r	r	r	r	r	r		
36	VIN_OFF	Default Value	1	<u>_</u>	xpone 1	יוונ	0	0	lantis:	5a 0	YES	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function	'	1, 00	., ••	Mant		., , ,	1, **	1, **		
		Default Value	0	0	0	0	1	1	0	0		
			1 4		•		4					
		Returns the va the measured	outpu	ıt curre	ent					rect		
		Format		Linea	ır, two	's com	pleme		nary			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r/w		
38	IOUT_CAL_GAIN	Function			xpone		1	1	1antis	1	YES	
		Default Value	1	0	0	0	1	0	0	0		
		Bit Position	7	6	5	4	3	2		0		
		Access Function	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
				/: \/aria	blo ba	Mant sed on		v calik	aratio	<u> </u>		
		Default Value	'	7. Valla	DIE Da	seu on	Tactor	y Calli	Jiatio	· · ·		
		Returns the va the measured				rrectio	n term	used	to co	rrect		
		Format		Linea	ır, two	's com	pleme	ent bi	nary			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r/w	r	r		
39	IOUT_CAL_OFFSET	Function		Е	xpone	nt		M	1antis	sa		
	1001_0,(_0110_1	Default Value	1	1	1	0	0	1	1	1		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Mant						
		Default Value	\	/: Varia	ble ba	sed on	tactor	y calik	oratio	n		

Table 6 (continued)



Sets the voltage level for an output overvoltage fault. Exponent is fixed at -10. Suggested value shown for 12Vs, Should be changed for different output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Values can be 108%, 110%, 112% or 115% of output voltage. Vesting the module on 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	Hex Code	Command			Brie	f Desc	riptior	n				Non-Volatile Memory Storage
Access			is fixed at -10. S changed for di	Sugge fferer	ested vant nt outp	ilue sh ut volt	nown fo	or 1.2V _o	. Shou	ıld be		
VOUT_OV_FAULT_LIMIT			Format		Linea	r, two	's com	plem	ent bi	nary		
Function			Bit Position	7	6	5	4	3	2	1	0	
Function	40	VOLIT OV FALILT LIMIT	Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	VFS
Bit Position 7 6 5 4 3 2 0 0 Access r/w	40	VOOTEOVELAGEIEEN	Function				High I	Byte				123
Access r/w r			Default Value	0	0	0	0	0	1	0	1	
Function			Bit Position	7		5	4	3	2	1	0	
Default Value				r/w	r/w	r/w	,		r/w	r/w	r/w	
Instructs the module on what action to take in response to a output overvoltage fault			Function				Low E	Byte				
VOUT_OV_FAULT_RESPONSE Format Unsigned Binary					1	1	_			_		
VOUT_OV_FAULT_RESPONSE Bit Position 7 6 5 4 3 2 1 0						nat ac	tion to	take ir	n resp	onse t	o a	
VOUT_OV_FAULT_RESPONSE				itage '	rault	11-	eigin e	l Dino	KD 7			
Access r/w r/w r/w r/w r/w r r r r Function RSP[n]RSP[0] RS[2] RS[0]												
Function RSP[i] RSP[0] RS[0] x x x Default Value 1 1 1 1 1 0 0	41	VOUT_OV_FAULT_RESPONSE								 r		YES
Default Value												
Sets the voltage level for an output undervoltage fault. Exponent is fixed at -10. Suggested value shown for 1.2Vo. Should be changed for different output voltage. Values can be 92%, 90%, 88% or 85% of output voltage Format Linear, two's complement binary					1	/] K3[2	2] R3[1 1	7			
Exponent is fixed at -10. Suggested value shown for 1.2Vo. Should be changed for different output voltage. Values can be 92%, 90%, 88% or 85% of output voltage. Format			L		1.6		+ '-					
Bit Position 7 6 5 4 3 2 1 0			Exponent is fix Should be cha 92%, 90%, 88%	Exponent is fixed at -10. Suggested value shown for 1.2Vo. Should be changed for different output voltage. Values can be 02%, 90%, 88% or 85% of output voltage								
Access												
Function												
Default Value	44	VOUT_UV_FAULT_LIMIT		r	r/w	r/w			r/w	r/w	r/w	YES
Bit Position 7 6 5 4 3 2 1 0 Access r/w r/w r/w r/w r/w r/w r/w r/w Function				_		_			1	_		
Access r/w r										1		
Function										r/_/		
Default Value				1/ ۷۷	1/ ۷۷	1/ ۷۷	-		1/ ۷۷	1/ ۷۷	1/ 00	
Sets the output overcurrent fault level in A (cannot be changed) Format Format				0	0	1	1	1	0	0	1	
VOUT_UV_FAULT_RESPONSE Bit Position 7 6 5 4 3 2 1 0			Instructs the m	nodul	e on w	nat ac	tion to	take ir	resp	onse t	o a	
As VOUT_UV_FAULT_RESPONSE Bit Position 7 6 5 4 3 2 1 0						Un	signed	l Bina	rv			
Access r/w r/w r/w r/w r r r r r Function RSP RSP RS[2] RS[1] RS[0] x x x x Default Value 0 0 0 0 0 1 0 0 Sets the output overcurrent fault level in A (cannot be changed) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 0 Access r r r r r r r r r	/-	VOLIT LIVE FALLET DECDONICE	Rit Position	7	6	5	/	3		1	0	VEC
Function [i] [i] [i] RS[i] RS[i] RS[i] X	45	VOUI_UV_FAULI_RESPONSE		r/w	r/w		r/w	r/w	r	r	r	YES
Default Value			Function			RS[2]	RS[1]	RS[0]	X	Х	×	
Sets the output overcurrent fault level in A (cannot be changed) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r Function Exponent Mantissa Default Value 1 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r Function Mantissa									1			
Changed Format Linear, two's complement binary									<u>'</u>		0	
Bit Position 7 6 5 4 3 2 1 0			changed)	ıt ove				,				
Access r r r r r r r r r				_						nary	- C	
A6 IOUT_OC_FAULT_LIMIT										l r	0	
Default Value 1 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Access r	1.6	IOUT OC EAULT LIMIT		1	•	•	•	[lantico	ı ı	VEC
Bit Position 7 6 5 4 3 2 1 0 Access r	40	IOO1_OC_FAULT_LIMIT		1	1	1	1	1				163
Access r r r r r r r Function Mantissa					6	5	4	3		1		
			Access		†		r	r		r	r	
							Mant					
			Default Value	0]]	l	1	0	1	0	Ü	

Table 6 (continued)



Hex Code	Command			Brie	ef Desc	riptior	n				Non-Volatile Memory Storage
		Sets the outpu	it ove	rcurrer	nt warr	ning lev	el in A	١			
		Format				's com			narv		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
	LOUIT OC MARKET LINAIT	Function		E	Expone	nt		N	/antis	sa	\/50
4A	IOUT_OC_WARN_LIMIT	Default Value	1	1	1	1	1	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant	issa				
		Default Value	0	1	1	1	0	0	1	0	
		Sets the outpu					ne PG0	DOD p	oin is		
		asserted high.	Expo	nent is	fixed a	at -10.					
		Format		Line	ar, two	's com	plemo	ent bi	inary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
5E	POWER_GOOD_ON	Function	_	_		High I	, <u> </u>	1	1		YES
		Default Value	0	0	0	0	0	1	0	0	
		Bit Position	7	6	5	4	3	2		0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function Default Value	0	1 1	1 1	Low E	syte L	0	1	0	
				<u> </u>	<u> </u>		<u> </u>		<u> </u>		
		Sets the outpu					ne PG0	SOD b	oin is d	de-	
		asserted low. E		1							
		Format	7			's com			nary	0	
		Bit Position	7 r	6 r/w	5 r/w	4 r/w	3 r/w	2 r/w	r/w	O r/w	
5F	DOWED COOD OF	Access Function	I	1/ //	1/ //	High I	,	1/ //	I/VV	1/ ۷۷	VEC
5F	POWER_GOOD_OFF	Default Value	0	0	0	<u>підіті</u>	oyte 0	1	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	,	1 '	· '	Low E		,		· ·	
		Default Value	0	1	0	1	0	0	1	0	
		Sets the rise tir	me of	the or	itnut v	oltage	during	ı start	un		
		Format	110 01			's com					
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r/w	
		Function		E	xpone	nt		N	/antis	sa	– -
61	TON_RISE	Default Value	1	1	1	0	0	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function			•	Mant	issa	ı	1		
		Default Value		0	1	0	1	0	1	1	
		Returns one by	yte of	inform	nation	with a	summ	ary of	the n	nost	
		critical module	e fault	S							
1		Format				signed					
78	STATUS_BYTE	Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Flag	Χ	OFF	$V_{\text{OUT_OV}}$	$I_{\text{OUT_OC}}$	V_{IN_UV}	TEM P	CML	OTHE R	
		Default Value	0	0	0	0	0	0	0	0	
				-	-	-					



Returns two bytes of information with a su module's fault/warning conditions	mary of the
Format Unsigned B	nrv
Bit Position 7 6 5 4 3	2 1 0
Access r r r r	r r r
79 STATUS_WORD Function Vout I X X PGOO	X X X
Default Value 0 0 0 0 0	0 0 0
Bit Position 7 6 5 4 3	2 1 0
Access r r r r	r r r
Flag X OFF Vout_ ov Vin_uv	EMP CML OTHER
Default Value 0 0 0 0 0	0 0 0
Returns one byte of information with the s module's output voltage related faults	us of the
Format Unsigned B	ary
7A STATUS_VOUT Bit Position 7 6 5 4	3 2 1 0
Access r r r	rrr
Flag Vout_ov X X Vout_uv	X X X
Default Value 0 0 0	0 0 0 0
Returns one byte of information with the s module's output current related faults	
Format Unsigned B	
7B STATUS_IOUT Bit Position 7 6 5 4 Access r r r r r r	3 2 1 0 r r r r
7,0000	x x x x
1149 00120 001202 11411	
Default Value 0 0 0	0 0 0 0
Returns one byte of information with the s module's temperature related faults	tus of the
Format Unsigned B	
7D STATUS_TEMPERATURE Bit Position 7 6 5	3 2 1 0
Access r r r	
Flag OT_FAILT OT_ WARN X	X X X X
Default Value 0 0 0	101010101
Returns one byte of information with the s	us of the
module's communication related faults	
Format Unsigned B	
7E STATUS_CML Bit Position 7 6 5 4	2 1 0
Access	r r r
Flag Invalid PEC Command Data Fail X	Other X Comm X Fault
Default Value 0 0 0 0	0 0 0

Table 6 (continued)



Hex Code	Command			Brie	f Desc	ription	1				Non-Volatile Memory Storage
		Returns the va	lue of	f the in	put vo	ltage a	pplied	to th	e mod	dule	
		Format		Line	ar, two	o's com	plem	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
88	READ_VIN	Function		Е	xpone	ent		N	1antis	sa	
	KE/IB_VIIV	Default Value	1	1	0	1	1	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		T .		Mant			Ι .		
		Default Value	0	0	0	0	0	0	0	0	
		Returns the va			ıtput v	oltage/	of the	mod	ule.		
		Exponent is fix	ed at								
		Format				's com	_		nary	0	
		Bit Position	7	6	5	4	3	2		0	
0.0		Access	r	r	r	r Mant	r	r	r	r	
8B	READ_VOUT	Function Default Value	0	0	0	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		1 .	<u>'</u>	Mant			<u>'</u>		
		Default Value	0	0	0	0	0	0	0	0	
		Returns the va	lue of	f the or	itnut c		of the	mod	ule		1
			iac oi		-						
		Format				's com	_		nary	0	
		Bit Position	7	6	5	4	3	2		0	
		Access Function	r	r	r	r	r	r	r 1antis:	53	
8C	READ_IOUT	Default Value	1	1	xpone	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function		1		Mant	issa		<u> </u>		
		Default Value	0	0	0	0	0	0	0	0	
		Returns one by	/te in	dicatin	a the i	module	e is cor	nnliar	nt to		1
		PMBus Spec. 1.			guici	nodale	. 13 001	прпа	10 00		
		Format	. (G. Gy)	Un	signe	l Rina	rv			
98	PMBUS_REVISION	Bit Position	7	6	5	4	3	2	1	0	YES
		Access	r	r	r	r	r	r	r	r	
		Default Value	0	0	0	1	0	0	0	1	
		Returns the m	inimı	ım innı	ıt volt	ago the	n mod	بام زد	cnocif	ind to	
		operate at (rea			at voit	age tile	HIOU	uie is	specii	ied to	
		Format	a orn	• •	or +14/6	o's com	nlom	ant hi	non/		
		Bit Position	7	6	5	4	3	2	many 1	0	
		Access	r	r	r	r	r	r	r	r	
AO	MFR_VIN_MIN	Function	<u>'</u>		xpone		_ '	ı N	1 <u> </u>	sa	YES
AU	IVII-K_VIIN_IVIIIN	Default Value	1	1 1	1	1	0	0	0	0	I E3
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function				Mant	issa		•		
		Default Value	0	0	0	0	1	1	0	0	
				•	•	•	•	•	•	•	

Table 6 (continued)



Default Value	Hex Code	Command			Brie	f Desc	ription	1				Non-Volatile Memory Storage
A4 MFR_VOUT_MIN Bit Position 7 6 5 4 3 2 1 0 0					ım out	put vo	ltage p	ossibl	e fron	n the		
A4 MFR_VOUT_MIN Bit Position 7 6 5 4 3 2 1 0 0			Format		Line	ar, two	o's com	plem	ent bi	nary		
A4			Bit Position	7		_				1	0	
Default Value			Access	r	r	r	r	r	r	r	r	
Default Value	Δ4	MED VOLIT MIN	Function		•	•	Mant	issa				VES
Default Value Default Valu	/ / /	IVII K_VOOT_IVIIIV	Default Value	0	0	0	0		0	1	0	125
Function Default Value O 1 1 0 0 1 1 0 0			Bit Position	7	6	5	4	3	2	1	0	
Default Value			Access	r	r	r	r	r	r	r	r	
DO							Mant	issa				
DO			Default Value	0	1	1	0	0	1	1	0	
DO			Returns modu	le nar	ne info	ormatio	on (rea	d only)			
DO			Format		Linea	ar. two	's com	plemo	ent bi	narv		
DO			Bit Position	7		_		_		1	0	
Default Value			Access	r	r	r	r			r	r	
Default Value 0	D0		Function			1	Reser	ved		ı		
Access r r r r r r r r r	DO	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0	0	YES
Punction			Bit Position	7	6	5	4	3	2	1	0	
Default Value			Access	r	r	r	r	r	r	r	r	
Applies an offset to the READ_VOUT command results to calibrate out offset errors in module measurements of the output voltage (between -125mV and +124mV). Exponent is fixed at -10. Format			Function		1	Module	e Name	9		Reser	rved	
D4			Default Value	0	0	0	1	0	0	1	0	
D4			calibrate out of output voltage fixed at -10.	ffset e	errors i ween -	n mod 125mV	ule me and +1	asurei 24mV	ments). Exp	of the onent	e	
D4								_		nary	0	
Default Value				-								
Default Value	D4	VOUT_CAL_OFFSET		r/w	r	r			r	r	r	YES
Bit Position 7 6 5 4 3 2 1 0				\/	0	0			0		0	
Access r r/w r/w										1		
Function Mantissa Default Value V V V V V V V Applies a gain correction to the READ_VOUT command results to calibrate out gain errors in module measurements of the output voltage (between -0.125 and 0.121) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r Function Exponent Mantissa Default Value 1 1 0 0 0 0 0 V Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r			l							r/\/	Ŭ	
Default Value V V V V V V V V V					1/ 00	17 00			1/ ۷۷	1/ ۷۷	1/ 00	
Applies a gain correction to the READ_VOUT command results to calibrate out gain errors in module measurements of the output voltage (between -0.125 and 0.121) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r/w r r Function Exponent Mantissa Default Value 1 1 0 0 0 0 0 V Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r/w r/w r/w r/w r/w				V	V	V			V	V	V	
D5 VOUT_CAL_GAIN Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r r r r r r r r r r			Applies a gain to calibrate ou	t gain	errors	o the F s in mo	dule m	neasur	comm	and rots of t	esults he	
D5 VOUT_CAL_GAIN			Format		Line	ar, two	's com	plem	ent bi	nary		
D5			Bit Position	7	6	5	4	3	2	1	0	
Default Value				r	r	r	r	r	r/w	r	r	
Bit Position 7 6 5 4 3 2 1 0 Access r r r r/w r/w r/w r/w r/w	D5	VOUI_CAL_GAIN	Function		E	xpone	ent		M	1antis	sa	YES
Access r r r r/w r/w r/w r/w				1	1					0		
				7	6	5						
Function Mantissa				r	r	r			r/w	r/w	r/w	
				\ /		1 ,.			1 , .	1 ,,	1 ,.	
Default Value V V V V V V V V V			Default Value	V	V	V	V	l V	l V	V	V]

Table 6 (continued)



Hex Code	Command					riptior					Non-Volatile Memory Storage
		Applies an offse to calibrate out input voltage (l	et cor : offse oetwe	rectior et error een -2\	n to the s in m / and +	e READ odule r +1.968V)_VIN (measu)	comm reme	nand r nts of	esults the	
		Format		Linea	ar, two	's com	pleme	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r/w	r	
D6	VIN_CAL_OFFSET	Function		Е	xpone	ent		\triangleright	1antis:	sa	YES
		Default Value	1	1	0	1	V	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant	issa				
		Default Value	0	0	V	V	V	V	V	V	
		Applies a gain of calibrate out gave voltage (between	ain er	rors in	modu	ıle mea	/IN cor surem	mmar ients (nd res of the	ults to input	
		Format		Linea	ır, two	's com	pleme	ent bi	nary		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r/w	r	
D7	VIN_CAL_GAIN	Function		Е	xpone	ent		M	1antis:	sa	YES
		Default Value	1	1	0	0	V	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Mant	issa				
		Default Value	0	0	0	V	V	V	V	V	

Table 6



Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 30. The preferred airflow direction for the module is in Figure 31.

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 30. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module ($V_{o,set} \times I_{o,max}$).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 30. Thermal Test Setup.




Figure 31. Preferred airflow direction and location of hotspot of the module (T_{ref}).



Shock and Vibration

The ruggedized (-D version) of the modules are designed to withstand elevated levels of shock and vibration to be able to operate in harsh environments. The ruggedized modules have been successfully tested to the following conditions:

Non operating random vibration:

Random vibration tests conducted at 25C, 10 to 2000Hz, for 30 minutes each level, starting from 30Grms (Z axis) and up to 50Grms (Z axis). The units were then subjected to two more tests of 50Grms at 30 minutes each for a total of 90 minutes.

Operating shock to 40G per Mil Std. 810G, Method 516.4 Procedure I:

The modules were tested in opposing directions along each of three orthogonal axes, with waveform and amplitude of the shock impulse characteristics as follows:

All shocks were half sine pulses, 11 milliseconds (ms) in duration in all 3 axes.

Units were tested to the Functional Shock Test of MIL-STD-810, Method 516.4, Procedure I - Figure 516.4-4. A shock magnitude of 40G was utilized. The operational units were subjected to three shocks in each direction along three axes for a total of eighteen shocks.

Operating vibration per Mil Std 810G, Method 514.5 Procedure I:

The ruggedized (-D version) modules are designed and tested to vibration levels as outlined in MIL-STD-810G, Method 514.5, and Procedure 1, using the Power Spectral Density (PSD) profiles as shown in Table 7 and Table 8 for all axes. Full compliance with performance specifications was required during the performance test. No damage was allowed to the module and full compliance to performance specifications was required when the endurance environment was removed. The module was tested per MIL-STD-810, Method 514.5, Procedure I, for functional (performance) and endurance random vibration using the performance and endurance levels shown in Table 7 and Table 8 for all axes. The performance test has been split, with one half accomplished before the endurance test and one half after the endurance test (in each axis). The duration of the performance test was at least 16 minutes total per axis and at least 120 minutes total per axis for the endurance test. The endurance test period was 2 hours minimum per axis.

Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	1.14E-03	170	2.54E-03	690	1.03E-03
30	5.96E-03	230	3.70E-03	800	7.29E-03
40	9.53E-04	290	7.99E-04	890	1.00E-03
50	2.08E-03	340	1.12E-02	1070	2.67E-03
90	2.08E-03	370	1.12E-02	1240	1.08E-03
110	7.05E-04	430	8.84E-04	1550	2.54E-03
130	5.00E-03	490	1.54E-03	1780	2.88E-03
140	8.20E-04	560	5.62E-04	2000	5.62E-04

Table 7: Performance Vibration Qualification - All Axes

Frequency (Hz)	PSD Level(G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)	Frequency (Hz)	PSD Level (G2/Hz)
10	0.00803	170	0.01795	690	0.00727
30	0.04216	230	0.02616	800	0.05155
40	0.00674	290	0.00565	890	0.00709
50	0.01468	340	0.07901	1070	0.01887
90	0.01468	370	0.07901	1240	0.00764
110	0.00498	430	0.00625	1550	0.01795
130	0.03536	490	0.01086	1780	0.02035
140	0.0058	560	0.00398	2000	0.00398

Table 8: Endurance Vibration Qualification - All Axes



Example Application Circuit


Requirements:

 V_{in} : 12V V_{out} : 1.8V

I_{out}: 30A max., worst case load transient is from 20A to 30A

 ΔV_{out} : 1.5% of V_{out} (27mV) for worst case load transient

 $V_{in, ripple}$ 1.5% of V_{in} (180m V_{p-p})



CII Decoupling cap - 1x0.01µF/16V ceramic capacitor (e.g. Murata LLL185R71E103MA01)

CI2 3x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)

CI3 470µF/16V bulk electrolytic

CO1 Decoupling cap - 1x0.01µF/16V ceramic capacitor (e.g. Murata LLL185R71E103MA01)

CO2 $4 \times 47 \mu F/6.3V$ ceramic capacitor (e.g. Murata GRM31CR60J476ME19)

CO3 6 X330µF/6.3V Polymer (e.g. Sanyo Poscap)

 C_{Tune} 5600pF ceramic capacitor (can be 1206, 0805 or 0603 size) R_{Tune} 220 ohms SMT resistor (can be 1206, 0805 or 0603 size)

 R_{Trim} 10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)


Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.




Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm ± 0.5 mm (x.xx in ± 0.02 in.) [Unless otherwise indicated] x.xx mm ± 0.25 mm (x.xxx in ± 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	11	SIG_GND
2	V_{IN}	12	VS-
3	SEQ	13	CLK
4	GND	14	DATA
5	V_{OUT}	15	SYNC
6	TRIM	16	PG
7	VS+	17	SMBALERT#
8	GND	18	ADDRESS 0
9	SHARE	19	ADDRESS 1
10	GND		






Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in \pm 0.02 in.) [Unless otherwise indicated] x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)




PIN	FUNCTION	PIN	FUNCTION
1	ON/OFF	11	SIG_GND
2	V_{IN}	12	VS-
3	SEQ	13	CLK
4	GND	14	DATA
5	V_{OUT}	15	SYNC
6	TRIM	16	PG
7	VS+	17	SMBALERT#
8	GND	18	ADDRESS 0
9	SHARE	19	ADDRESS 1
10	GND		




Packaging Details

The 12V Digital Mega DLynx[™] 40A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 140 modules per reel.

All Dimensions are in millimeters and (in inches).





Reel Dimensions:

Outside Dimensions: 330.2 mm (13.00") Inside Dimensions: 177.8 mm (7.00") Tape Width: 56.00 mm (2.205")



Surface Mount Information

Pick and Place

The 40A Digital Mega DLynx™ modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 32. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 40A Digital Mega DLynx™ modules have a MSL

Page 39

rating of 2a.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/ Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of ≤ 30 °C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40 °C, < 90% relative humidity.




Figure 32. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (ANO4-001).



Ordering Information

Please contact your OmniOn Sales Representative for pricing, availability and optional features.

Device Codes	Input Voltage Range	Output Voltage	Output Current	On/OffLogic	Sequencing	Ordering Codes
MDT040A0X3-SRPHZ	4.5 – 14.4V _{dc}	0.45 – 2.0V _{dc}	40A	Negative	Yes	CC109159760
MDT040A0X43-SRPHZ	4.5 – 14.4V _{dc}	0.45 – 2.0V _{dc}	40A	Positive	Yes	CC109159777
MDT040A0X3-SRPHDZ	4.5 – 14.4V _{dc}	0.45 - 2.0V _{dc}	40A	Negative	Yes	150022587

Table 7. Device Codes

⁻Z refers to RoHS compliant parts

Package Identifier	Family	Sequencing Option	Output current	Output voltage	On/Off logic	Remote Sense		Optio	ons		ROHS Compliance
U	D	T	040A0	Х		3	-SR	-P	-H	-D	Z
P=Pico U=Micro M=Mega G=Giga	D= Dlynx Digital V= DLynx Analog.	T=with EZSequence X=without sequencing	40A	X = Programmable output	4 = positive No entry = negative	3 = Remote Sense	S = Surface Mount R = Tape & Reel	Paralleling	2 Extra Ground Pins	D = 105°C operating ambient, 40G operating shock as per MIL Std. 810G,	Z = ROHS6

Table 8. Coding scheme

OmniOn Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US2004123164A1, US2004123167A1, US2004178780A1, US2004179382A1, US20050200344, US20050223252, US2005289373A1, US20060061214, US2006015616A1, US20060174145, US20070226526, US20070234095, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US7068021, US7080265, US7249267, US7266709, US7315156, US7372682, US7373527, US7394445, US7456617, US7459892, US7493504, US7526660.

Outside the US Bel Power Solutions, Inc. licensed technology is protected by patents: AU3287379AA, AU3287437AA, AU3290643AA, AU3291357AA, CN10371856C, CN1045261OC, CN10458656C, CN10459360C, CN10465848C, CN11069332A, CN11124619A, CN11346682A, CN1685299A, CN1685459A, CN1685582A, CN1685583A, CN1698023A, CN1802619A, EP1561156A1, EP1561268A2, EP1576710A1, EP1576711A1, EP1604254A4, EP1604264A4, EP1714369A2, EP1745536A4, EP1769382A4, EP1899789A2, EP1984801A2, W004044718A1, W004045042A3, W004045042C1, W004062061 A1, W004062062A1, W004070780A3, W004084390A3, W004084391A3, W005079227A3, W005081771A3, W006019569A3, W02007001584A3, W02007094935A3

Contact Us

For more information, call us at 1-877-546-3243 (US) 1-972-244-9288 (Int'l)



Change History (excludes grammar & clarifications)

Revision	Date	Description of the change				
1.8	03/23/2022	RoHS, Updated as per template				
1.9	11/07/2023	Updated as per OmniOn template				



OmniOn Power Inc.

601 Shiloh Rd. Plano, TX USA

omnionpower.com

We reserve the right to make technical changes or modify the contents of this document without prior notice. OmniOn Power does not accept any responsibility for errors or lack of information in this document and makes no warranty with respect to and assumes no liability as a result of any use of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of OmniOn Power. This document does not convey license to any patent or any intellectual property right. Copyright© 2023 OmniOn Power Inc. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

OmniOn Power:

MDT040A0X3-SRPHZ MDT040A0X3-SRPHDZ MDT040A0X43-SRPHZ