

SBVS091C-JUNE 2011-REVISED DECEMBER 2011


1.5-A, Low-Voltage LDO Regulator with Dual Input Voltages

FEATURES

- Small Consumption Current: 3 mA Maximum
- Input Voltage Range:
 - V_{IN}: 1.2 V to 6.0 V
 - V_{BIAS}: 2.9 V to 6.0 V
- Stable with Any Output Capacitance: \geq 2.2 µF
- ±1% Initial Accuracy
- Maximum Dropout Voltage (V_{IN} V_{OUT}): 300 mV Over Temperature
- Adjustable Output Voltage: Down to 0.9 V
- **Ultra-Fast Transient Response**
- **Excellent Line and Load Regulation**
- **Logic-Controlled Shutdown Option**
- **Thermal Shutdown and Current Limit** Protection
- **Power 8-Pin Mini Small-Outline Package** (MSOP) and Jr S-PAK[™] packages.
- Junction Temperature Range: -40°C to +125°C

APPLICATIONS

- **Graphics Processors**
- PC Add-In Cards
- Microprocessors
- Low-Voltage Digital ICs
- **High-Efficiency Linear Power Supplies**
- Switch-Mode Power-Supply Post Regulation



Typical Application Circuit (Adjustable)

ÆΑ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Jr S-PAK is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.


DESCRIPTION

The TPS740xx is a wide bandwidth, very low-dropout, 1.5-A voltage regulator ideal for powering microprocessors.

The TPS740xx uses a bias input supply to allow very low voltage of a main input supply. The main input supply operates from 1.2 V to 6.0 V and the bias input supply requires between 3.0 V to 6.0 V for proper operation. The TPS740xx offers adjustable output voltages down to 0.9 V.

The TPS740xx requires a minimum of output capacitance. A small 2.2-µF ceramic capacitor is enough for its stability.

The TPS740xx is available in an 8-pin power MSOP package and a 5-pin Jr S-PAK. Its operating temparature range is -40°C to +125°C.



Dropout Voltage

TPS740xx



SBVS091C -JUNE 2011-REVISED DECEMBER 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT} ⁽²⁾
TPS740 xx <i>yyy z</i>	XX is nominal output voltage (for example, $12 = 1.2 \text{ V}$, $15 = 1.5 \text{ V}$, $01 = \text{Adjustable}$). ⁽³⁾ YYY is package designator. Z is package quantity.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

Fixed output voltages of 1.2 V is available, minimum order quantities may apply. Contact factory for details and availability.

(3)For fixed 0.9-V operation, tie FB to OUT.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		VAL	.UE	
		MIN	MAX	UNIT
Voltogo	IN, BIAS	-0.3	+6.5	V
Voltage	EN, FB, OUT	-0.3	$V_{BIAS} + 0.3^{(2)}$	V
Current	OUT	Internally	/ limited	А
Electrostatic discharge ration ⁽³⁾	Human body model (HBM, JESD22-A114A)		2	kV
Electrostatic discharge rating ⁽³⁾	Charged device model (CDM, JESD22-C101B.01)		500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The absolute maximum rating is V_{BIAS} + 0.3 V or +6.0 V, whichever is smaller. ESD testing is performed according to the respective JESD22 JEDEC standard. (3)

THERMAL INFORMATION

		TPS74001DGK	TPS74001DPT ⁽³⁾	
	THERMAL METRIC ⁽¹⁾⁽²⁾	DGK (4 pin short)	DPT	UNITS
		8 PINS	5 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽⁴⁾	136.9	30.0	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽⁵⁾	35.3	15.3	
θ_{JB}	Junction-to-board thermal resistance ⁽⁶⁾	68.0	14.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁷⁾	0.9	0.6	C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁸⁾	67.8	14.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁹⁾	n/a	5.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

Thermal data for the DGK and DPT packages are derived by thermal simulations based on JEDEC-standard methodology as specified (3) in the JESD51 series. The following assumptions are used in the simulations:

(a) DPT only, the exposed pad is connected to the PCB ground layer through a 8 × 8 thermal via array.

(b) i. DPT: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage. ii. DGK: The top copper layer has a dedicated pattern of 5% copper coverage and the bottom copper layer has another decicated pattern of 20% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area.

(4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted (7) from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7).

The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted (8)

from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7). The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific (9) JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS

Over operating temperature range ($T_J = -40^{\circ}$ C to +125°C), $V_{BIAS} = V_{OUT} + 2.0$ V, $V_{IN} = V_{OUT} + 1$ V, $C_{OUT} = 10 \,\mu$ F, following Recommended Resistor Values, and $V_{EN} = 1.1$ V, unless otherwise noted. Typical values are at $T_J = +25^{\circ}$ C. TPS74001 (adjustable output voltage) is tested at $V_{OUT} = 0.9$ V.

PARAMETER							
		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
V _{IN}	Input voltage range		1.2		6.0	V	
V _{BIAS}	Bias pin voltage range		2.9		6.0	V	
	. (1)	$T_J = 25^{\circ}C$	-1		1	%	
V _{OUT}	Accuracy ⁽¹⁾	$T_{\rm J} = -40^{\circ} \rm C \ to \ +125^{\circ} \rm C$	-2		2	%	
V _{OUT} /V _{IN}	Line regulation	V _{IN} = V _{OUT} + 1 V to 6.0 V	-0.1	0.01	0.1	%/V	
V _{OUT} /I _{OUT}	Load regulation	$I_{LOAD} = 0$ mA to 1.5 A ⁽²⁾			1.5	%	
N/	V _{IN} dropout voltage ⁽³⁾	I _{LOAD} = 1.5 A		100	300	mV	
V_{DO}	V _{BIAS} dropout voltage ⁽³⁾	$I_{LOAD} = 1.5 \text{ A}, V_{IN} = V_{BIAS}$		1.3	1.6	V	
I _{GND}	Ground pin current ⁽⁴⁾	I _{LOAD} = 1.5 A		2	3	mA	
I _{SHDN}	Shutdown supply current (I _{GND})	Fixed output version only. $V_{EN} \le 0.4 \text{ V}$, $T_J = -40^{\circ}\text{C}$ to +85°C, $V_{OUT} = 0 \text{ V}$		1	5	μA	
I _{BIAS}	Bias pin current	I _{LOAD} = 1.5 A			2	mA	
I _{CL}	Current limit	$V_{OUT} = 80\% \times V_{OUT (NOM)}$	1.6		6.0	А	
V _{EN, HI}	Enable input high level		1.1		6.0	V	
V _{EN, LO}	Enable input low level	$R_{LOAD} = 1 k\Omega \text{ to GND}$	0		0.4	V	
I _{EN}	Enable pin current	V _{EN} = 1.5 V		0.1	1	μA	
TJ	Operating junction temperature		-40		+125	°C	
т	Thermal shutdown	Shutdown, temperature increasing		+165		°C	
T_{SD}	temperature	Reset, temperature decreasing	+140				
V _{REF}	Reference voltage		0.882	0.9	0.918	V	

Adjustable output voltage devices: resistor tolerance is not taken into account. (1)


(2)

With a fixed output device, this test condition is $I_{LOAD} = 50$ mA to 1.5 A. Dropout is defined as the voltage from the input voltage to V_{OUT} when V_{OUT} is 3% below nominal. $I_{GND}(MAX) = 3$ mA includes the maximum 2 mA of I_{BIAS} . (3) (4)




FUNCTIONAL BLOCK DIAGRAMS

Adjustable Output Voltage Version








Fixed Output Voltage Version


Figure 2.

TEXAS INSTRUMENTS

www.ti.com

PIN CONFIGURATION





DPT PACKAGE

Table 1. TERMINAL FUNCTIONS

TERMINAL			
NAME	DGK (MSOP-8)	DPT (Jr S-PAK)	DESCRIPTION
EN	1	1	Enable pin; fixed output voltage version only. Driving this pin high enables the regulator; driving this pin low puts the regulator into shutdown mode. This pin must not be left unconnected.
FB	1	1	Feedback pin; adjustable output voltage version only. The feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
BIAS	2	2	Bias input voltage for error amplifier, reference, and internal control circuits.
IN	3	4	Input to the device.
OUT	4	5	Regulated output voltage. A small capacitor (total typical capacitance \geq 2.2 µF, ceramic) is needed from this pin to ground to assure stability.
GND	5-8	3	Ground
TAB		TAB	Internally connected to ground

TPS740xx


ÈXAS **INSTRUMENTS**

SBVS091C-JUNE 2011-REVISED DECEMBER 2011


www.ti.com



At T_J = +25°C, V_{IN} = 2.5 V, V_{BIAS} = 5.0 V, $V_{OUT(target)}$ = 1.5 V, V_{EN} = V_{BIAS} , C_{IN} = 2.2 μ F, C_{BIAS} = 2.2 μ F, and C_{OUT} = 10 μ F, unless otherwise noted.















Figure 5.






DROPOUT VOLTAGE (BIAS SUPPLY)






DROPOUT VOLTAGE vs TEMPERATURE (BIAS SUPPLY)



EXAS ISTRUMENTS

www.ti.com



This device does not show large bias current at any condition. (1)




TEXAS INSTRUMENTS


SBVS091C - JUNE 2011 - REVISED DECEMBER 2011

www.ti.com


TYPICAL CHARACTERISTICS (continued)

At $T_J = +25^{\circ}C$, $V_{IN} = 2.5$ V, $V_{BIAS} = 5.0$ V, $V_{OUT(target)} = 1.5$ V, $V_{EN} = V_{BIAS}$, $C_{IN} = 2.2$ µF, $C_{BIAS} = 2.2$ µF, and $C_{OUT} = 10$ µF, unless otherwise noted.







GROUND CURRENT vs BIAS VOLTAGE



BIAS CURRENT vs BIAS VOLTAGE




BIAS CURRENT vs INPUT VOLTAGE



SBVS091C -JUNE 2011-REVISED DECEMBER 2011

Texas Instruments

www.ti.com






TEXAS INSTRUMENTS

SBVS091C - JUNE 2011 - REVISED DECEMBER 2011

www.ti.com


TYPICAL CHARACTERISTICS (continued)

At $T_J = +25^{\circ}C$, $V_{IN} = 2.5$ V, $V_{BIAS} = 5.0$ V, $V_{OUT(target)} = 1.5$ V, $V_{EN} = V_{BIAS}$, $C_{IN} = 2.2$ µF, $C_{BIAS} = 2.2$ µF, and $C_{OUT} = 10$ µF, unless otherwise noted.




LOAD TRANSIENT RESPONSE

Figure 28.



INPUT VOLTAGE LINE TRANSIENT RESPONSE





SBVS091C -JUNE 2011-REVISED DECEMBER 2011

www.ti.com


APPLICATION INFORMATION

The TPS740xx belongs to a family of low dropout (LDO) regulators. These regulators use a low-current bias input to power all internal control circuitry, allowing the NMOS-pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS740xx to be stable with any capacitor type of 2.2 μ F or greater. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

With the fixed output voltage version, an enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability is ideal for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor-intensive systems.

Figure 31 illustrates the typical application circuit for the TPS74001 adjustable output device.





 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 31. Table 2 lists sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications, R_2 is recommended to be lower than 4.99 k Ω .

Figure 32 illustrates the typical application circuit for the TPS740xx fixed output device.




Figure 32. Typical Application Circuit for the TPS740xx (Fixed Voltage Versions)



Table 2. Standard 1% Resistor values for Programming the Output voltage								
R ₁ (kΩ)	R ₂ (kΩ)	V _{OUT} (V)						
Short	Open	0.9						
0.562	5.11	1.0						
0.75	4.53	1.05						
1.07	4.99	1.1						
1.58	4.75	1.2						
1.91	2.87	1.5						
2.43	2.43	1.8						
3.01	1.69	2.5						
4.22	1.58	3.3						
5.23	1.74	3.6						

 Table 2. Standard 1% Resistor Values for Programming the Output Voltage

INPUT, OUTPUT, AND BIAS CAPACITOR REQUIREMENTS

The device is designed to be stable for all available types and values of output capacitors greater than or equal to 2.2 μ F. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} and V_{BIAS} is 1 μ F. If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is 4.7 μ F. Good-quality, low-ESR capacitors should be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors should be placed as close to the pins as possible for optimum performance.

TRANSIENT RESPONSE

The TPS740xx is designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In these cases, adding additional input capacitance improves the transient response much more than simply adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; refer to the Typical Characteristics section. Because the TPS740xx is stable with output capacitors as low as 2.2 μ F, many applications may then need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive, high-value capacitors at the LDO output.




SBVS091C – JUNE 2011 – REVISED DECEMBER 2011

DROPOUT VOLTAGE


The TPS740xx offers very low dropout performance, making it well-suited for high-current, low V_{IN} /low V_{OUT} applications. The low dropout of the TPS740xx allows the device to be used in place of a dc/dc converter and still achieve good efficiency. This performance provides designers with the power architecture for the application to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS740xx. The first specification (shown in Figure 33) is referred to as V_{IN} Dropout and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that V_{BIAS} is at least 2.0 V above V_{OUT} . If V_{BIAS} is higher than V_{OUT} + 2.0 V, V_{IN} dropout is less than specified.





The second specification (shown in Figure 34) is referred to as V_{BIAS} *Dropout* and applies to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass FET; therefore, V_{BIAS} must be 2.0 V above V_{OUT} . Because of this usage, when IN and BIAS are tied together they easily consume large amounts of power. Do not to exceed the power rating of the IC package.







SBVS091C -JUNE 2011-REVISED DECEMBER 2011

www.ti.com

SEQUENCING REQUIREMENTS

V_{IN}, V_{BIAS}, and V_{EN} can be sequenced in any order without causing damage to the device.

NOTE: When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μ A of current from OUT. Although this condition does not cause any damage to the device, the output current may charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k Ω .

ENABLE/SHUTDOWN (Fixed Voltage Version Only)

The enable (EN) pin is active high and is compatible with standard digital signaling levels. When V_{EN} is below 0.4 V, it turns the regulator off; when V_{EN} is above 1.1 V, it turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow ramping analog signals. This configuration allows the TPS740xx to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid on/off cycling as a result of small glitches in the V_{EN} signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately $-1 \text{ mV/}^{\circ}\text{C}$; process variation accounts for most of the rest of the variation to the 0.4 V and 1.1 V limits. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS740xx.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, it should be connected as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

INTERNAL CURRENT LIMIT

The TPS740xx features a current limit that is flat over temperature and supply voltage. The current limit responds in approximately 10µs to reduce the current during a short-circuit fault.

The internal current limit protection circuitry of the TPS740xx is designed to protect against overload conditions. It is not intended to allow operation above the rated current of the device. Continuously running the TPS740xx above the rated current degrades device reliability.

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS740xx is designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS740xx into thermal shutdown degrades device reliability.

SBVS091C – JUNE 2011 – REVISED DECEMBER 2011

LAYOUT RECOMMENDATIONS AND POWER DISSIPATION

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage drop on the input of the device during load transients, the capacitance on IN and BIAS should be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can, therefore, improve stability. To achieve optimal transient performance and accuracy, the top side of R_1 in Figure 31 should be connected as close as possible to the load. If BIAS is connected to IN, it is recommended to connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage drop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 1:

$$\mathsf{PD} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(1)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the DGK (MSOP-8) package, the primary conduction path for heat is through four GND pins (right side of the IC) to the printed circuit board (PCB). On the DPT (Jr S-PAK) package, the primary conduction path for heat is through the tab to the PCB. This tab should be connected to ground. On both packages, ground pattern on PCB should have an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 2:

$$\mathsf{R}_{\Theta \mathsf{J}\mathsf{A}} = \frac{(+125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}})}{\mathsf{P}_{\mathsf{D}}}$$

(2)



SBVS091C -JUNE 2011-REVISED DECEMBER 2011

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (November 2011) to Revision C Pa	age
•	Changed upper voltage in both sub-bullets of second Features bullet	1
•	Changed input supply description in the Description section	1
•	Changed V _{OUT} parameter test conditions in Electrical Characteristics table	4
•	Added footnote 2 to Electrical Characteristics table	4
•	Changed V _{EN, HI} parameter maximum specification in Electrical Characteristics table	4
С	hanges from Revision A (June 2011) to Revision B Pa	age

•	Changed Voltage IN, BIAS parameter maximum specification in Absolute Maximum Ratings table	2
•	Changed V_{IN} and V_{BIAS} parameter maximum specifications in Electrical Characteristics table	4



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS74001DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QXE	Samples
TPS74001DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QXE	Samples
TPS74012DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QXF	Samples
TPS74012DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QXF	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74001DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS74001DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS74012DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS74012DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74001DGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0
TPS74001DGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
TPS74012DGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0
TPS74012DGKT	VSSOP	DGK	8	250	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated