





Tools &

Software



LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C

SNOSAW2Q - SEPTEMBER 2006-REVISED NOVEMBER 2015

LM5100A/B/C, LM5101A/B/C 3-A, 2-A, and 1-A High-Voltage, High-Side and Low-Side Gate Drivers

Features 1

Texas

INSTRUMENTS

- Drives Both a High-Side and Low-Side N-Channel MOSFETs
- Independent High- and Low-Driver Logic Inputs
- Bootstrap Supply Voltage up to 118 V DC
- Fast Propagation Times (25-ns Typical)
- Drives 1000-pF Load With 8-ns Rise and Fall Times
- Excellent Propagation Delay Matching (3-ns Typical)
- Supply Rail Undervoltage Lockout
- Low Power Consumption
- Pin Compatible With HIP2100/HIP2101

2 Applications

- Current-Fed Push-Pull Converters •
- Half and Full Bridge Power Converters
- Synchronous Buck Converters
- Two Switch Forward Power Converters
- Forward with Active Clamp Converters

Description 3

The LM5100A/B/C and LM5101A/B/C high-voltage gate drivers are designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half-bridge configuration. The floating high-side driver is capable of operating with supply voltages up to 100 V. The A versions provide a full 3-A of gate drive, while the B and C versions provide 2 A and 1 A, respectively. The outputs are independently controlled with CMOS input thresholds (LM5100A/B/C) or TTL input thresholds (LM5101A/B/C).

An integrated high-voltage diode is provided to charge the high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout is provided on both the low-side and the high-side power rails. These devices are available in the standard SOIC-8 pin, SO PowerPAD-8 pin, and the WSON-10 pin packages. The LM5100C and LM5101C are also available in MSOP-PowerPAD-8 package. The LM5101A is also available in WSON-8 pin package.

Device Information⁽¹⁾

PART NUMBER	INPUT THRESHOLD	PEAK OUTPUT CURRENT
LM5100A	CMOS	3 A
LM5101A	TTL	3 A
LM5100B	CMOS	2 A
LM5101B	TTL	2 A
LM5100C	CMOS	1 A
LM5101C	TTL	1 A

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram






Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information6
	7.5	Electrical Characteristics 6
	7.6	Switching Characteristics8
	7.7	Typical Characteristics 10
8	Deta	ailed Description 14
	8.1	Overview 14
	8.2	Functional Block Diagram 14

	8.3	Feature Description	14
	8.4	Device Functional Modes	15
9	Арр	lication and Implementation	16
	9.1	Application Information	16
	9.2	Typical Application	16
10	Pow	ver Supply Recommendations	20
11	Lay	out	21
	11.1	Layout Guidelines	21
	11.2	Layout Example	<mark>21</mark>
12	Dev	ice and Documentation Support	22
	12.1	Documentation Support	<mark>22</mark>
	12.2	Related Links	<mark>22</mark>
	12.3	Community Resources	<mark>22</mark>
	12.4	Trademarks	22
	12.5	Electrostatic Discharge Caution	22
	12.6	Glossary	22
13		hanical, Packaging, and Orderable mation	22

4 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision P (March 2013) to Revision Q

CI	hanges from Revision P (March 2013) to Revision Q	Page
•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
CI	hanges from Revision O (March 2013) to Revision P	Page


5 Device Comparison Table


PART NUMBER	PACKAGE	BODY SIZE (NOM)
	WSON (10)	4.00 mm × 4.00 mm
M5100A, LM5100C M5100B, LM5101B M5101A	SO PowerPAD [™] (8)	3.90 mm × 4.89 mm
	SOIC (8)	3.91 mm × 4.90 mm
LM5100B, LM5101B	WSON (10)	4.00 mm × 4.00 mm
	SOIC (8)	3.91 mm × 4.90 mm
	WSON (8)	4.00 mm × 4.00 mm
	WSON (10)	4 .00mm × 4.00 mm
LINSTOTA	SO PowerPAD (8)	3.90 mm × 4.89 mm
	SOIC (8)	3.91 mm × 4.90 mm
	MSOP PowerPAD (8)	3.00 mm × 3.00 mm
LM5101C	WSON (10)	4.00 mm × 4.00 mm
	SOIC (8)	3.91 mm × 4.90 mm


6 Pin Configuration and Functions












VDD




LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C

SNOSAW2Q - SEPTEMBER 2006 - REVISED NOVEMBER 2015



www.ti.com



Pin Functions

	PIN		1/0	DESCRIPTION
NAME	8 PINS	10 PINS ⁽¹⁾	I/O	DESCRIPTION
НВ	2	2	Ι	High-side gate driver bootstrap supply. Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor should be placed as close to the IC as possible.
н	5	7	Ι	High-side driver control input. The LM5100A/B/C inputs have CMOS type thresholds. The LM5101A/B/C inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
НО	3	3	0	High-side gate driver output. Connect to the gate of high-side MOSFET with a short, low inductance path.
HS	4	4	_	High-side MOSFET source connection. Connect to the bootstrap capacitor negative terminal and the source of the high-side MOSFET.
L			Ι	Low-side driver control input. The LM5100A/B/C inputs have CMOS type thresholds. The LM5101A/B/C inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
LO	8	10	0	Low-side gate driver output. Connect to the gate of the low-side MOSFET with a short, low inductance path.
VDD	1	1	Ι	Positive gate drive supply . Locally decouple to VSS using low ESR/ESL capacitor located as close to the IC as possible.
VSS	7	9	_	Ground return. All signals are referenced to this ground.
EP ⁽²⁾			_	TI recommends that the exposed pad on the bottom of the package is soldered to ground plane on the PC board, and that ground plane should extend out from beneath the IC to help dissipate heat.

(1) For WSON-10 package, pins 5 and 6 have no connection.

(2) Exposed pad is not available on the 8-pin SOIC package.

4



7 Specifications

7.1 Absolute Maximum Ratings

See (1)(2)

	MIN	MAX	UNIT
VDD to VSS	-0.3	18	V
HB to HS	-0.3	18	V
LI or HI input	-0.3	V _{DD} + 0.3	V
LO output	-0.3	V _{DD} + 0.3	V
HO output	V _{HS} – 0.3	V _{HB} + 0.3	V
HS to VSS ⁽³⁾	-5	100	V
HB to VSS		118	V
Junction temperature		150	°C
Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military or Aerospace specified devices are required, contact the Texas Instruments Sales Office or Distributors for availability and specifications.

(3) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS node will generally not exceed –1 V. However, in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur, the HS voltage must never be more negative than VDD – 15 V. For example if VDD = 10 V, the negative transients at HS must not exceed –5 V.

7.2 ESD Ratings

				VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESE	DA/JEDEC JS-001 ⁽¹⁾	±2000		ĺ
V ₍	Electrostatic (ESD) discharge	Machine Model (MM) ⁽²⁾	Option A	50	V	ĺ
	dicontargo		Option B and C	100		Ì

(1) The Human Body Model (HBM) is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 1000 V for HBM.

(2) Machine Model (MM) ratings are: 100 V(MM) for Options B and C; 50 V(MM) for Option A.

7.3 Recommended Operating Conditions

	MIN	NOM M	AX	UNIT
VDD	9		14	V
HS	-1		00	V
НВ	V _{HS} + 8	V _{HS} +	14	V
HS slew rate		<	50	V/ns
Junction temperature	-40		25	°C

LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C

SNOSAW2Q - SEPTEMBER 2006 - REVISED NOVEMBER 2015



www.ti.com

7.4 Thermal Information

		LM5100A, LM5100C, LM5101A	LM5101C	LM5101A	LM51 LM51		
	THERMAL METRIC ⁽¹⁾	SO PowerPAD	MSOP- PowerPAD ⁽²⁾	WSON ⁽²⁾	WSON ⁽²⁾	SOIC	UNIT
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽³⁾	40	80	37.8	40	170	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	—	_	36.7	—		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	—	—	14.9	—		°C/W
Ψ _{JT}	Junction-to-top characterization parameter	—	_	0.3	_		°C/W
Ψ _{JB}	Junction-to-board characterization parameter	_	_	15.2	_	_	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	—	—	4.4	—	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

4-layer board with Cu finished thickness 1.5, 1, 1, 1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. (2)

50-mm × 50-mm ground and power planes embedded in PCB. See Application Note AN-1187 (SNOA401).
 (3) The R_{0JA} is not a given constant for the package and depends on the printed circuit board design and the operating environment.

7.5 **Electrical Characteristics**

unless otherwise specified, limits are for $T_J = 25^{\circ}C$, $V_{DD} = V_{HB} = 12$ V, $V_{SS} = V_{HS} = 0$ V, no load on LO or HO ⁽¹⁾.

	PARAMETER	TEST	CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY C	URRENTS					
	VDD quiescent current,	LI = HI = 0 V	$T_J = 25^{\circ}C$	0.1		mA
I	LM5100A/B/C		$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.2	
I _{DD}	VDD quiescent current,	LI = HI = 0 V	$T_J = 25^{\circ}C$	0.25		mA
	LM5101A/B/C		$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.4	
I == 0	VDD operating current	f = 500 kHz	$T_J = 25^{\circ}C$	2		mA
IDDO		1 = 300 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$		3	
lum.	Total HB quiescent current	LI = HI = 0 V	$T_J = 25^{\circ}C$	0.06		mA
I _{HB}	Total HD quescent current		$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.2	IIIA
luna	Total HB operating current	f = 500 kHz	$T_J = 25^{\circ}C$	1.6		mA
I _{HBO}	Total TID operating current	1 = 500 KHZ	$T_J = -40^{\circ}C$ to $125^{\circ}C$		3	IIIA
1	HB to VSS current, guiescent	HS = HB = 100 V	$T_J = 25^{\circ}C$	0.1		μA
I _{HBS}	TIB to VSS current, quiescent		$T_J = -40^{\circ}C$ to $125^{\circ}C$		10	μΑ
I _{HBSO}	HB to VSS current, operating	f = 500 kHz		0.4		mA
INPUT PIN	S					
V _{IL}	Input voltage threshold	Rising Edge	$T_J = 25^{\circ}C$	5.4	V	
۷IL	LM5100A/B/C	Kising Luge	$T_J = -40^{\circ}C$ to $125^{\circ}C$	4.5	6.3	v
V	Input voltage threshold	Dioing Edge	$T_J = 25^{\circ}C$	1.8		V
V _{IL}	LM5101A/B/C	Rising Edge	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.3	2.3	v
V _{IHYS}	Input voltage hysteresis LM5100A/B/C			500		mV
V _{IHYS}	Input voltage hysteresis LM5101A/B/C			50		mV
D		$T_J = 25^{\circ}C$		200		kΩ
RI	Input pulldown resistance	$T_J = -40^{\circ}C$ to $125^{\circ}C$		100	400	K12

(1) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

6



Electrical Characteristics (continued)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNI	
UNDER VO	DLTAGE PROTECTION							
. ,		$T_J = 25^{\circ}C$			6.9			
V _{DDR}	VDD rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		6		7.4	V	
V _{DDH}	VDD threshold hysteresis			0.5		V		
		$T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$			6.6			
V _{HBR}	HB rising threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			7.1	V	
V _{HBH}	HB threshold hysteresis				0.4		V	
	AP DIODE							
		1 1001	$T_J = 25^{\circ}C$		0.52			
V _{DL}	Low-current forward voltage	I _{VDD-HB} = 100 μA	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.85	V	
	Llich ourrent forward values	100 mA	$T_J = 25^{\circ}C$		0.8		V	
V _{DH}	High-current forward voltage	e $I_{VDD-HB} = 100 \text{ mA}$ $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			1	V		
D	Dynamic resistance	100 mA	$T_J = 25^{\circ}C$		1.0		0	
R _D	LM5100A/B/C, LM5101A/B/C	$I_{VDD-HB} = 100 \text{ mA}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.65	Ω	
LO AND H	O GATE DRIVER							
V _{OL}	Low-level output voltage LM5100A/LM5101A Low-level output voltage LM5100B/LM5101B Low-level output voltage	I _{HO} = I _{LO} = 100 mA	$T_J = 25^{\circ}C$		0.12		V V V	
			$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.25		
			$T_J = 25^{\circ}C$		0.16			
			$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.4		
			$T_J = 25^{\circ}C$		0.28			
	LM5100C/LM5101C		$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.65		
	High-level output voltage		$T_J = 25^{\circ}C$		0.24		V	
	LM5100A/LM5101A		$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.45	V	
	High-level output voltage	$I_{HO} = I_{LO} = 100 \text{ mA}$ $V_{OH} = VDD- LO \text{ or}$	$T_J = 25^{\circ}C$		0.28		V	
V _{OH}	LM5100B/LM5101B	$V_{OH} = VDD - LO OI$ $V_{OH} = HB - HO$	$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.60		
	High-level output voltage		$T_J = 25^{\circ}C$		0.6		V	
	LM5100C/LM5101C		$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.10	V	
	Peak pullup current LM5100A/LM5101A				3		А	
I _{OHL}	Peak pullup current LM5100B/LM5101B	HO, LO = 0 V	$T_J = 25^{\circ}C$		2		A	
	Peak pullup current LM5100C/LM5101C				1		А	
	Peak pulldown current LM5100A/LM5101A				3		А	
	Peak pulldown current LM5100B/LM5101B	HO, LO = 12 V	$T_J = 25^{\circ}C$		2		A	
	Peak pulldown current LM5100C/LM5101C				1		А	

LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C

SNOSAW2Q-SEPTEMBER 2006-REVISED NOVEMBER 2015



www.ti.com

7.6 Switching Characteristics

Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature (T_J) range of -40° C to +125°C. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12$ V, $V_{SS} = V_{HS} = 0$ V, No Load on LO or HO ⁽¹⁾.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
+	LO turnoff propagation delay LM5100A/B/C	LI Falling to LO Falling	20	45	ns
t _{LPHL}	LO turnoff propagation delay LM5101A/B/C	LI Failing to LO Failing	22	56	ns
+	LO turnon propagation delay LM5100A/B/C	LI Rising to LO Rising	20	45	ns
t _{LPLH}	LO turnon propagation delay LM5101A/B/C	LI RISING TO LO RISING	26	56	ns
	HO turnoff propagation delay LM5100A/B/C	HI Falling to HO Falling	20	45	ns
t _{HPHL}	HO turnoff propagation delay LM5101A/B/C		22	56	ns
+	LO turnon propagation delay LM5100A/B/C	HI Rising to HO Rising	20	45	ns
t _{HPLH}	LO turnon propagation delay LM5101A/B/C		26	56	ns
	Delay matching: LO on and HO off LM5100A/B/C		1	10	ns
t _{MON}	Delay matching: LO on and HO off LM5101A/B/C		4	10	ns
	Delay matching: LO off and HO on LM5100A/B/C		1	10	ns
t _{MOFF}	Delay matching: LO on and HO off LM5101A/B/C		4	10	ns
t _{RC} , t _{FC}	Either output rise and fall time	C _L = 1000 pF	8		ns
	Output rise time (3 V to 9 V) LM5100A/LM5101A		430		ns
t _R	Output rise time (3 V to 9 V) LM5100B/LM5101B	C _L = 0.1 μF	570		ns
	Output rise time (3 V to 9 V) LM5100C/LM5101C		990		ns
	Output fall time (3 V to 9 V) LM5100A/LM5101A		260		ns
t _F	Output fall time (3 V to 9 V) LM5100B/LM5101B	C _L = 0.1 μF	430		ns
	Output fall time (3 V to 9 V) LM5100C/LM5101C		715		ns
t _{PW}	Minimum input pulse width that changes the output		50		ns
t _{BS}	Bootstrap diode reverse recovery time	I _F = 100 mA, I _R = 100 mA	37		ns

(1) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

8



9

www.ti.com





Figure 1. Timing Diagram

SNOSAW2Q-SEPTEMBER 2006-REVISED NOVEMBER 2015



www.ti.com


7.7 Typical Characteristics





SNOSAW2Q-SEPTEMBER 2006-REVISED NOVEMBER 2015

Typical Characteristics (continued)




LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C

SNOSAW2Q-SEPTEMBER 2006-REVISED NOVEMBER 2015

Texas Instruments

www.ti.com

Typical Characteristics (continued)




Copyright © 2006–2015, Texas Instruments Incorporated



SNOSAW2Q-SEPTEMBER 2006-REVISED NOVEMBER 2015

Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The LM5100A/B/C and LM5101A/B/C are designed to drive both the high-side and the low-side N-channel FETs in a synchronous buck or a half-bridge configuration. The outputs are independently controlled with CMOS input thresholds(LM5101A/B/C) or TTL input thresholds(LM5101A/B/C). The floating high-side driver is capable of working with supply voltages up to 100 V. An integrated high voltage diode is provided to charge high side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Start-up and UVLO

Both high and low-side drivers include under voltage lockout (UVLO) protection circuitry which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (V_{HB-HS}) independently. The UVLO circuit inhibits each driver until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage transitions. When the supply voltage is applied to the V_{DD} pin of the LM5100A/B/C and LM5101A/B/C, the outputs of the low-side and high-side are held low until V_{DD} exceeds the UVLO threshold, typically about 6.6 V. Any UVLO condition on the bootstrap capacitor will disable only the high-side output (HO).

8.3.2 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.



LM5100A, LM5100B, LM5100C LM5101A, LM5101B, LM5101C SNOSAW2Q – SEPTEMBER 2006–REVISED NOVEMBER 2015

Feature Description (continued)

8.3.3 Bootstrap Diode

The bootstrap diode necessary to generate the high-side bias is included in the LM5100/1 family. The diode anode is connected to V_{DD} and cathode connected to V_{HB} . With the V_{HB} capacitor connected to HB and the HS pins, the V_{HB} capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

8.3.4 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from V_{DD} to V_{SS} and the high-side is referenced from V_{HB} to V_{HS} .

8.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See *Start-up and UVLO* for more information on UVLO operation mode. In normal mode, the output stage is dependent on the states of the HI and LI pins.

HI	LI	HO ⁽¹⁾	LO ⁽²⁾
L	L	L	L
L	Н	L	Н
Н	L	Н	L
Н	Н	Н	Н
x ⁽³⁾	x	L	L

Table 1. Input/Output Logic Table

(1) HO is measured with respect to the HS.

(2) LO is measured with the respect to the VSS.

(3) x is floating condition



9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

To affect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

The LM5100A/B/C and LM5101A/B/C are the high voltage gate drivers that are designed to drive both the highside and low-side N-Channel MOSFETs in a half-bridge/full bridge configuration or in a synchronous buck circuit. The floating high side driver is capable of operating with supply voltages up to 100 V. This allows for N-Channel MOSFET control in half-bridge, full-bridge, push-pull, two switch forward and active clamp topologies. The outputs are independently controlled. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control on and off state of the output.

9.2 Typical Application





16



Typical Application (continued)

9.2.1 Design Requirements

See Table 2 for the parameter and values.

PARAMETER	VALUE									
Gate Driver	LM5101A									
MOSFET	CSD18531Q5A									
VDD	10 V									
Qgmax	43 nC									
Fsw	100 kHz									
Dmax	95%									
I _{HBS}	10 µA									
V _{DH}	1.0 V									
V _{HBR}	7.1 V									
V _{HBH}	0.4 V									

Table 2. Operating Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Select Bootstrap and VDD capacitor

The bootstrap capacitor must maintain the HB pin voltage above the UVLO voltage for the HB circuit in any circumstances during normal operation. Calculate the maximum allowable drop across the bootstrap capacitor with Equation 1.

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL} = 10 \text{ V} - 1.0 \text{ V} - 6.7 \text{ V} = 2.3 \text{ V}$$

where

- V_{DD} = Supply voltage of the gate drive IC
- V_{DH} = Bootstrap diode forward voltage drop

 $V_{HBL} = V_{HBR} - V_{HBH} = 6.7 \text{ V}, \text{ HB falling threshold}$

The quiescent current of the bootstrap circuit is 10 μ A, which is negligible compared to the Qgs of the MOSFET (see Equation 2 and Equation 3).

$$Q_{\text{TOTAL}} = Q_{\text{gmax}} + I_{\text{HBS}} \frac{D_{\text{MAX}}}{F_{\text{SW}}} = 43 \text{ nC} + 10 \,\mu\text{A} \frac{0.95}{100 \,\text{kHz}} = 43.01 \,\text{nC}$$
(2)

$$C_{BOOT} = \frac{\alpha_{TOTAL}}{\Delta V_{HB}} = \frac{43.0 \text{ mC}}{2.3 \text{ V}} = 18.7 \text{ nF}$$
 (3)

In practice the value for the CBOOT capacitor should be greater than that calculated to allow for situations where the power stage may skip pulse due to load transients. It is recommended to place the bootstrap capacitor as close to the HB and HS pins as possible.

$$C_{BOOT} = 100 \text{ nF}$$
(4)

As a general rule the local VDD bypass capacitor should be 10 times greater than the value of CBOOT.

$$C_{VDD} = 10 \times C_{BOOT} = 1 \ \mu F \tag{5}$$

The bootstrap and bias capacitors should be ceramic types with X7R dielectric. The voltage rating should be twice that of the maximum VDD to allow for loss of capacitance once the devices have a DC bias voltage across them and to ensure long-term reliability of the devices.

(1)

9.2.2.2 Select External Bootstrap Diode and Resistor

The bootstrap capacitor is charged by the VDD through the internal bootstrap diode every cycle when low side MOSFET turns on. The charging of the capacitor involves high peak currents, and therefore transient power dissipation in the internal bootstrap diode may be significant and dependent on its forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver and need to be considered in the gate driver IC power dissipation.

For high frequency and high capacitive loads, it may be necessary to consider using an external bootstrap diode placed in parallel with internal bootstrap diode to reduce power dissipation of the driver. For the selection of external bootstrap diodes for LM510x device, please refer to the application note SNVA083.

Bootstrap resistor R_{BOOT} is selected to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of HB-HS. It is recommended that R_{BOOT} is between 2 Ω and 10 Ω. For this design, a current limiting resistor of 2.2 Ω is selected to limit inrush current of bootstrap diode.

$$I_{\text{DBOOT}(\text{pk})} = \frac{V_{\text{DD}} - V_{\text{DBOOT}}}{R_{\text{BOOT}}} = \frac{10 \text{ V} - 0.6 \text{ V}}{2.2 \Omega} = 4.27 \text{ A}$$
(6)

9.2.2.3 Select Gate driver Resistor

Resistor R_{GATE} is sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver. For this design 4.7-Ω resistors were selected for this design. Maximum HO and LO drive current are calculated by Equation 7 through Equation 10.

$$I_{HOH} = \frac{V_{DD} - V_{DH} - V_{OH}}{R_{GATE}} = \frac{10 \text{ V} - 1.0 \text{ V} - 0.45 \text{ V}}{4.7 \Omega} = 1.819 \text{ A}$$
(7)
$$I_{LOH} = \frac{V_{DD} - V_{OH}}{R_{GATE}} = \frac{10 \text{ V} - 0.45 \text{ V}}{4.7 \Omega} = 2.032 \text{ A}$$

$$_{OH} = \frac{100 - 100}{R_{GATE}} = \frac{100 - 1000}{4.7 \Omega} = 2.032 \text{ A}$$
(8)

$$H_{\text{HOL}} = \frac{V_{\text{DD}} - V_{\text{DH}} - V_{\text{OL}}}{R_{\text{GATE}}} = \frac{10 \text{ V} - 1.0 \text{ V} - 0.25 \text{ V}}{4.7 \Omega} = 1.862 \text{ A}$$
(9)

$$I_{LOL} = \frac{V_{DD} - V_{OH}}{R_{GATE}} = \frac{10 \text{ V} - 0.25 \text{ V}}{4.7 \Omega} = 2.074 \text{ A}$$

where

- I_{HOH} = Maximum HO source current
- $I_{I,OH}$ = Maximum LO source current
- I_{HOL} = Maximum HO sink current
- I_{LOH} = Maximum HO sink current
- V_{OH} = High-Level output voltage drop across HB to HO or VDD to LO
- V_{OL} = Low-Level output voltage drop across HO to HS or LO to GND (10)


9.2.2.4 Estimate the Driver Power Losses

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f_{sw}), output load capacitance on LO and HO (C_L), and supply voltage (VDD). The gate charge losses can be calculated by Equation 11.

$$P_{\text{DGATES}} = 2 \times V_{\text{DD}}^2 \times C_{\text{L}} \times f_{\text{sw}}$$
⁽¹¹⁾

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with Equation 11. Figure 26 can be used to approximate the power losses due to the gate drivers.





SWITCHING FREQUENCY (kHz)



The internal bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculation and lab measurements of the diode power dissipation. If the diode losses can be significant, an external diode placed in parallel with the internal bootstrap diode can be helpful to reduce power dissipation within the IC.




Figure 27. Diode Power Dissipation $V_{IN} = 50 V$

The total IC power dissipation can be estimated from the plots shown in Figure 26 and Figure 27 by summing the gate drive losses with the internal bootstrap diode losses for the intended application. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as equation Equation 12.

$$\mathsf{P}_{\mathsf{loss}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}}$$

where

- P_{loss} = The total power dissipation of the driver
- T_J = Junction temperature
- T_A = Ambient temperature
- R_{0JA} = Junction-to-ambient thermal resistance

Copyright © 2006–2015, Texas Instruments Incorporated

(12)


19

Submit Documentation Feedback



The thermal metrics for the driver package is summarized in the *Thermal Information* table. For detailed information regarding the thermal information table, refer to the Application Note from Texas Instruments entitled *Semiconductor and IC Package Thermal Metrics* SPRA953.

9.2.3 Application Curves



10 Power Supply Recommendations

The bias supply voltage range for which the device is rated to operate is from 9 V to 14 V. The lower end of this range is governed by the internal under voltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the VDDR supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 18-V absolute maximum voltage rating of the VDD pin of the device (which is a stress rating). Keeping a 4-V margin to allow for transient voltage spikes, the maximum recommended voltage for the VDD pin is 14 V.

The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification VDDH. Therefore, ensuring that, while operating at or near the 9-V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, the device operation continues until the VDD pin voltage has dropped below the threshold ($V_{DDR} - V_{DDH}$), which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start up, the device does not begin operation until the VDD pin voltage has exceeded above the V_{DDR} threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Keep in mind that the charge for source current pulses delivered by the LO pin is also supplied through the same VDD pin. As a result, every time a current is sourced out of the LO pin a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that a local bypass capacitor is provided between the VDD and GND pins and located as close as possible to the device for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is necessary. TI recommends using two capacitors between VDD and GND: a 100-nF ceramic surface-mount capacitor that can be nudged very close to the pins of the device and another surface-mount capacitor in the range 0.22 µF to 10 µF added in parallel. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore, a 0.022-µF to 1-µF local decoupling capacitor is recommended between the HB and HS pins.



11 Layout

11.1 Layout Guidelines

The optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- 1. Low-ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak currents being drawn from VDD during turnon of the external MOSFET.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (VSS).
- 3. In order to avoid large negative transients on the switch node (HS pin), the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding Considerations:
 - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
 - The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

A recommended layout pattern for the driver is shown in Figure 30. If possible a single layer placement is preferred.

11.2 Layout Example




Figure 30. PCB Layout Recommendation

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- AN-1187 Leadless Leadframe Package (LLP) (SNOA401)
- AN-1317 Selection of External Bootstrap Diode for LM510X Devices (SNVA083)
- Semiconductor and IC Package Thermal Metrics (SPRA953)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM5100A	Click here	Click here	Click here	Click here	Click here
LM5100B	Click here	Click here	Click here	Click here	Click here
LM5100C	Click here	Click here	Click here	Click here	Click here
LM5101A	Click here	Click here	Click here	Click here	Click here
LM5101B	Click here	Click here	Click here	Click here	Click here
LM5101C	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5100AM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5100 AM	Samples
LM5100AMR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR		L5100 AMR	Samples
LM5100AMRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	Call TI SN	Level-3-260C-168 HR		L5100 AMR	Samples
LM5100AMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5100 AM	Samples
LM5100ASD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	5100ASD	Samples
LM5100BMA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5100 BMA	Samples
LM5100BMAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5100 BMA	Samples
LM5100BSD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	5100BSD	Samples
LM5100CMAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5100 CMA	Samples
LM5101AM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5101 AM	Samples
LM5101AMR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR		L5101 AMR	Samples
LM5101AMRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR		L5101 AMR	Samples
LM5101AMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5101 AM	Samples
LM5101ASD	NRND	WSON	DPR	10	1000	Non-RoHS & Green	Call TI	Call TI -40 to 125		5101ASD	
LM5101ASD-1/NOPB	ACTIVE	WSON	NGT	8	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM		5101A-1	Samples
LM5101ASD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	5101ASD	Samples
LM5101ASDX	NRND	WSON	DPR	10	4500	Non-RoHS & Green	Call TI	Call TI	-40 to 125	5101ASD	



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5101ASDX-1/NOPB	ACTIVE	WSON	NGT	8	4500	RoHS & Green	SN	Level-1-260C-UNLIM		5101A-1	Samples
LM5101ASDX/NOPB	ACTIVE	WSON	DPR	10	4500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	5101ASD	Samples
LM5101BMA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	L5101 BMA	Samples
LM5101BMAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	L5101 BMA	Samples
LM5101BSD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	5101BSD	Samples
LM5101BSDX/NOPB	ACTIVE	WSON	DPR	10	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	5101BSD	Samples
LM5101CMA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	L5101 CMA	Samples
LM5101CMAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI SN	Level-1-260C-UNLIM	-40 to 125	L5101 CMA	Samples
LM5101CMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM		SXDB	Samples
LM5101CMYE/NOPB	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	SN	Level-1-260C-UNLIM		SXDB	Samples
LM5101CMYX/NOPB	ACTIVE	HVSSOP	DGN	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM		SXDB	Samples
LM5101CSD/NOPB	ACTIVE	WSON	DPR	10	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	5101CSD	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5100AMRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5100AMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5100ASD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5100BMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5100BSD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5100CMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5101AMRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5101AMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5101ASD	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5101ASD-1/NOPB	WSON	NGT	8	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1
LM5101ASD/NOPB	WSON	DPR	10	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1
LM5101ASD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5101ASDX	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5101ASDX-1/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5101BSD/NOPB	WSON	DPR	10	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION



www.ti.com

18-Jun-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5101BSDX/NOPB	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5101CMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5101CMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5101CMYE/NOPB	HVSSOP	DGN	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5101CMYX/NOPB	HVSSOP	DGN	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5101CSD/NOPB	WSON	DPR	10	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1



*All	dimensions	are	nominal
All	unnensions	ale	nonna

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5100AMRX/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM5100AMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5100ASD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5100BMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5100BSD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5100CMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5101AMRX/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM5101AMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5101ASD	WSON	DPR	10	1000	210.0	185.0	35.0
LM5101ASD-1/NOPB	WSON	NGT	8	1000	200.0	183.0	25.0
LM5101ASD/NOPB	WSON	DPR	10	1000	200.0	183.0	25.0

PACKAGE MATERIALS INFORMATION



www.ti.com

18-Jun-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5101ASD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5101ASDX	WSON	DPR	10	4500	367.0	367.0	35.0
LM5101ASDX-1/NOPB	WSON	NGT	8	4500	367.0	367.0	35.0
LM5101BSD/NOPB	WSON	DPR	10	1000	200.0	183.0	25.0
LM5101BSDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0
LM5101CMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5101CMY/NOPB	HVSSOP	DGN	8	1000	210.0	185.0	35.0
LM5101CMYE/NOPB	HVSSOP	DGN	8	250	210.0	185.0	35.0
LM5101CMYX/NOPB	HVSSOP	DGN	8	3500	367.0	367.0	35.0
LM5101CSD/NOPB	WSON	DPR	10	1000	200.0	183.0	25.0


DPR0010A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DPR0010A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DPR0010A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




PACKAGE OUTLINE

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

- per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




DDA0008B



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.




DDA0008B

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DDA0008B

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




NGT0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




NGT0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




NGT0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated