













CSD87503Q3E

SLPS661 - SEPTEMBER 2017

CSD87503Q3E 30-V N-Channel NexFET™ Power MOSFETs

Features

- **Dual N-Ch Common Source MOSFETs**
- Optimized for 5-V Gate Drive
- Low-Thermal Resistance
- Low Q_q and Q_{qd}
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 3.3-mm × 3.3-mm Plastic Package


Applications

- USB Type-C/PD VBus Protection
- **Battery Protection**
- Load Switch


3 Description

The CSD87503Q3E is a 30-V, 13.5-m Ω , common source, dual N-channel device designed for USB Type-C/PD and battery protection. This SON 3.3 x 3.3 mm device has low drain-to-drain on-resistance that minimizes losses and offers low component count for space constrained applications.

Top View



Circuit Image



Product Summary

$T_A = 25^{\circ}C$		VALUE	UNIT		
V_{DS}	Drain-to-Source Voltage	30		V	
Q_g	Gate Charge Total (4.5 V)	13.4		nC	
Q_{gd}	Gate Charge Gate-to-Drain	ate Charge Gate-to-Drain 5.8			
D	Drain-to-Drain On-Resistance	V _{GS} = 4.5 V	17.3	mΩ	
R _{DD(on)}	Dialii-to-Dialii Oii-Resistance	V _{GS} = 10 V 13.5		11177	
$V_{GS(th)}$	Threshold Voltage	1.7	V		

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD87503Q3E	2500	13-Inch Reel	SON	Tape
CSD87503Q3ET	250	7-Inch Reel	3.30-mm × 3.30-mm Plastic Package	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25°	С	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	30	٧
V_{GS}	Gate-to-Source Voltage	±20	٧
I _{D1, D2}	Continuous Drain-to-Drain Current (Package Limited)	10	Α
I _{DS}	Continuous Drain-to-Source Current (Package Limited)	1.5	Α
I _{D1, D2M}	Pulsed Drain-to-Drain Current, (1)	89	Α
P_D	Power Dissipation ⁽²⁾	2.6	W
P_D	Power Dissipation, T _C = 25°C	15.6	W
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C

- (1) Max $R_{\theta,JC} = 8^{\circ}C/W$, pulse duration $\leq 100 \mu s$, duty cycle $\leq 1\%$.
- (2) Typical $R_{\theta JA}$ = 50°C/W when mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4 PCB.

R_{DD(on)} vs V_{GS}



SLPS661 – SEPTEMBER 2017 www.ti.com



Table of Contents

1	Features	1	6.1 Receiving Notification of Documentation Updates 7
2	Applications	1	6.2 Community Resources 7
	Description		6.3 Trademarks 7
	Revision History		6.4 Electrostatic Discharge Caution
	Specifications		6.5 Glossary7
•	5.1 Electrical Characteristics		7 Mechanical, Packaging, and Orderable Information
	5.2 Thermal Information	3	7.1 Q3 Package Dimensions
	5.3 Typical MOSFET Characteristics	4	
6	Device and Documentation Support	7	7.2 Recommended PCB Pattern9
•	Dovido ana Dodamonianon capport		7.3 Recommended Stencil Opening

4 Revision History

DATE	REVISION	NOTES
September 2017	*	Initial release.

Product Folder Links: CSD87503Q3E

Submit Documentation Feedback

www.ti.com

Specifications

Electrical Characteristics

 $T_{\star} = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS				<u>'</u>	
BV _{DSS}	Drain-to-source voltage ⁽¹⁾	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
I _{DSS}	Drain-to-source leakage current ⁽¹⁾	V _{GS} = 0 V, V _{DS} = 24 V			1	μΑ
I _{GSS}	Gate-to-source leakage current ⁽¹⁾	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage (1)	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.3	1.7	2.1	V
D	Drain to drain on registance	$V_{GS} = 4.5 \text{ V}, I_{D1D2} = 6 \text{ A}$		17.3	21.9	mΩ
$R_{DD(on)}$	Drain-to-drain on-resistance	$V_{GS} = 10 \text{ V}, I_{D1D2} = 6 \text{ A}$		13.5	16.9	11122
g _{fs}	Transconductance	$V_{DS} = 3 \text{ V}, I_{D1D2} = 6 \text{ A}$		24		S
DYNAMI	C CHARACTERISTICS				·	
C _{ISS}	Input capacitance			782	1020	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{D1D2} = 15 \text{ V}, f = 1 \text{ MHz}$		157	204	pF
C _{RSS}	Reverse transfer capacitance			149	194	pF
R_g	Series gate resistance ⁽¹⁾			1.5	3.0	Ω
0	Gate charge total (4.5 V)			13.4	17.4	nC
Q_g	Gate charge total (10 V)			32.9	42.8	nc
Q_{gd}	Gate charge gate-to-drain	$V_{D1D2} = 15 \text{ V}, I_{D1D2} = 6 \text{ A}$		5.8		nC
Q _{gs}	Gate charge gate-to-source			4.8		nC
$Q_{g(th)}$	Gate charge at V _{th}			1.0		nC
Q_{OSS}	Output charge	$V_{D1D2} = 15 \text{ V}, V_{GS} = 0 \text{ V}$		4.3		nC
t _{d(on)}	Turnon delay time			10		ns
t _r	Rise time	$V_{D1D2} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D1D2} = 6 \text{ A},$		40		ns
$t_{d(off)}$	Turnoff delay time	$R_G = 0 \Omega$		25		ns
t_f	Fall time			8		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode forward voltage ⁽¹⁾	I _D = 0.5 A, V _{GS} = 0 V		0.75	0.95	V
Q_{rr}	Reverse recovery charge ⁽¹⁾	V _{DS} = 15 V, I _F = 6 A, di/dt = 300 A/μs		9.2		nC
t _{rr}	Reverse recovery time ⁽¹⁾	$v_{DS} = 15 \text{ v, if} = 6 \text{ A, ui/ui} = 300 \text{ A/}\mu\text{S}$		14	T	ns

⁽¹⁾ Parameter measured on both MOSFETs individually. Table values are for a single FET.

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			8	°C/W
R _{e.IA}	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			60	°C/W

 $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.

Product Folder Links: CSD87503Q3E




Max $R_{\theta JA} = 60^{\circ} C/W$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA} = 185^{\circ} C/W$ when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com

Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)




Figure 6. Threshold Voltage vs Temperature

 $I_D = 250 \, \mu A$

Figure 7. On-State Resistance vs Gate-to-Source Voltage


V_{G1}, V_{G2} - Gate Voltage (V)

D007

STRUMENTS

Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)






Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

www.ti.com

6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: CSD87503Q3E

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q3 Package Dimensions



4223409/A 12/2016

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.

Table 1. Pin Configuration


	_
POSITION	DESIGNATION
Pin 1	Gate 1
Pin 2	Common Source
Pin 3	Gate 2
Pin 4	Common Source
Pins 5, 6	Drain 2
Pins 7, 8	Drain 1

Submit Documentation Feedback

Product Folder Links: CSD87503Q3E


SLPS661 - SEPTEMBER 2017 www.ti.com

7.2 Recommended PCB Pattern



- 1. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB Attachment (SLUA271).
- 2. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged, or tented.
- 3. This drawing is subject to change without notice.

Recommended Stencil Opening



BASED ON 0.125 mm THICK STENCIL EXPOSED PADS 9 & 10 80% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

- 1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 2. This drawing is subject to change without notice.

Product Folder Links: CSD87503Q3E



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD87503Q3E	ACTIVE	VSON	DTD	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	87503E	Samples
CSD87503Q3ET	ACTIVE	VSON	DTD	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	87503E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 19-May-2018


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87503Q3ET	VSON	DTD	8	250	178.0	13.5	3.6	3.6	1.2	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 19-May-2018



*All dimensions are nominal

Device	Package Type	Package Drawing Pins S		SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87503Q3ET	VSON	DTD	8	250	189.0	185.0	36.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated