

Data Sheet

Quad-Channel Digital Isolators

ADuM2400/ADuM2401/ADuM2402

FEATURES

Low power operation **5 V operation** 1.0 mA per channel maximum @ 0 Mbps to 2 Mbps 3.5 mA per channel maximum @ 10 Mbps 31 mA per channel maximum @ 90 Mbps **3 V operation** 0.7 mA per channel maximum @ 0 Mbps to 2 Mbps 2.1 mA per channel maximum @ 10 Mbps 20 mA per channel maximum @ 90 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 105°C High data rate: dc to 90 Mbps (NRZ) **Precise timing characteristics** 2 ns maximum pulse width distortion 2 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs **Output enable function** 16-lead SOIC wide body package version (RW-16) 16-lead SOIC wide body enhanced creepage version (RI-16) Safety and regulatory approvals (RI-16 package) UL recognition: 5000 V rms for 1 minute per UL 1577 **CSA Component Acceptance Notice 5A** IEC 60601-1: 250 V rms (reinforced) IEC 60950-1: 400 V rms (reinforced) **VDE Certificate of Conformity** DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 846 V peak **APPLICATIONS** General-purpose, high voltage, multichannel isolation **Medical equipment**

Motor drives Power supplies

GENERAL DESCRIPTION


The ADuM2400/ADuM2401/ADuM2402¹ are 4-channel digital isolators based on Analog Devices, Inc., iCoupler[®] technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics that are superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and tempera

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.

Rev. F Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS



ture and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. Furthermore, *i*Coupler devices run at one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM2400/ADuM2401/ADuM2402 isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). The ADuM2400/ ADuM2401/ADuM2402 models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM2400/ADuM2401/ADuM2402 provide low pulse width distortion (<2 ns for CRWZ grade) and tight channel-tochannel matching (<2 ns for CRWZ grade). The ADuM2400/ ADuM2401/ADuM2402 isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2005-2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	
Electrical Characteristics—3 V Operation	5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation	7
Package Characteristics	10
Regulatory Information	10
Insulation and Safety-Related Specifications	10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics	11
01141 we tet 10 the0	

REVISION HISTORY

7/15—Rev. E to Rev. F	
Changes to Table 5 and Table 6	10
Updated Outline Dimensions	21
Changes to Ordering Guide	22
6 6	

2/12—Rev. D to Rev. E

Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section 1
Change to PC Board Layout Section

8/11—Rev. C to Rev. D

Added 16-Lead SOIC_IC	Universal
Changes to Features Section and General Description	
Section	1
Changes to Table 5 and Table 6	10
Changes to Table 8 Endnote	11
Updated Outline Dimensions	21
Changes to Ordering Guide	21

7/08—Rev. B to Rev. C

Changes to Layout1
Changes to Table 6 10

Recommended Operating Conditions	11
Absolute Maximum Ratings	12
ESD Caution	12
Pin Configurations and Function Descriptions	13
Typical Performance Characteristics	16
Application Information	18
PC Board Layout	18
Propagation Delay-Related Parameters	18
DC Correctness and Magnetic Field Immunity	18
Power Consumption	19
Insulation Lifetime	20
Outline Dimensions	21
Ordering Guide	22

6/07—Rev. A to Rev. B

Updated VDE Certification Throughout	1
Changes to Features and Note 1	1
Changes to Figure 1, Figure 2, and Figure 3	1
Changes to Regulatory Information	10
Changes to Table 7	11
Changes to Insulation Lifetime Section	20
Updated Outline Dimensions	
Changes to Ordering Guide	21

1/06—Rev. 0 to Rev. A

Changes to Regulatory Information Section	13
Updated Outline Dimensions	23
Changes to Ordering Guide	23

9/05—Revision 0: Initial Version

SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION¹

 $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}, 4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}.$ All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{V}_{\text{DD1}} = \text{V}_{\text{DD2}} = 5 \text{ V}.$

Table 1. Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		тур	IVIAX	ome	
Input Supply Current per Channel, Quiescent			0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	I _{DDI (Q)}		0.19	0.21	mA	
ADuM2400 Total Supply Current, Four Channels ²	DDO (Q)		0.19	0.21	1110	
DC to 2 Mbps						
V _{DD1} Supply Current			2.2	2.8	mA	DC to 1 MHz logic signal frequency
V _{DD1} Supply Current	I _{DD1 (Q)}		0.9	2.0 1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	I _{DD2 (Q)}		0.2	1.4	ША	
V_{DD1} Supply Current	I _{DD1 (10)}		8.6	10.6	mA	5 MHz logic signal frequency
V _{DD2} Supply Current			2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	I _{DD2 (10)}		2.0	5.5	110.	s winz logic signal frequency
V _{DD1} Supply Current			70	100	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD1 (90)		18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²	I _{DD2 (90)}		10	25	110.	is whiz logic signal nequency
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}		1.8	2.4	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}		1.2	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	•DD2 (Q)		1.2	1.0		
V _{DD1} Supply Current	I _{DD1 (10)}		7.1	9.0	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	002(10)					
V _{DD1} Supply Current	I _{DD1 (90)}		57	82	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}		31	43	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²	DD2 (90)					
DC to 2 Mbps						
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q)}		1.5	2.1	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	001(Q) 002(Q)					
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (10)} , I _{DD2 (10)}		5.6	7.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	551(10) 552(10)					
V_{DD1} or V_{DD2} Supply Current	I _{DD1 (90)} , I _{DD2 (90)}		44	62	mA	45 MHz logic signal frequency
For All Models	551(56) 552(56)					
Input Currents	I _{IA} , I _{IB} , I _{IC} ,	-10	+0.01	+10	μA	$0 \text{ V} \leq \text{V}_{\text{IA}}, \text{V}_{\text{IB}}, \text{V}_{\text{IC}}, \text{V}_{\text{ID}} \leq \text{V}_{\text{DD1}} \text{ or } \text{V}_{\text{DD2}},$
	I _{ID} , I _{E1} , I _{E2}					$0 \text{ V} \le \text{V}_{\text{E1}}, \text{V}_{\text{E2}} \le \text{V}_{\text{DD1}} \text{ or } \text{V}_{\text{DD2}}$
Logic High Input Threshold	V_{IH}, V_{EH}	2.0			V	
Logic Low Input Threshold	$V_{\text{IL}}, V_{\text{EL}}$			0.8	V	
Logic High Output Voltages	V_{OAH} , V_{OBH} ,	$(V_{\text{DD1}} \text{ or } V_{\text{DD2}}) - 0.1$	5.0		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	$V_{OCH'} V_{ODH}$	$(V_{\text{DD1}} \text{ or } V_{\text{DD2}}) - 0.4$	4.8		V	$I_{ox} = -4 \text{ mA}, V_{ix} = V_{ixH}$
Logic Low Output Voltages	V_{OAL}, V_{OBL}		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
	V_{OCL}, V_{ODL}		0.04	0.1	V	$I_{\text{Ox}} = 400 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{ox} = 4 \text{ mA}, V_{ix} = V_{ixL}$
SWITCHING SPECIFICATIONS						
ADuM2400ARWZ/ADuM2401ARWZ/ ADuM2402ARWZ						
Minimum Pulse Width ³	PW			1000	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		1			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t _{PHL} , t _{PLH}	50	65	100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^{5}$	PWD			40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching ⁷	t _{PSKCD/} t _{PSKOD}			50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
ADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZ			/			
Minimum Pulse Width ³	PW			100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		10			Mbps	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t _{PHL} , t _{PLH}	20	32	50	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			15	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM2400CRWZ/ADuM2401CRWZ/ ADuM2402CRWZ						
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate⁴		90	120		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t _{PHL} , t _{PLH}	18	27	32	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			10	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t_{PHZ}, t_{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t _{PZH} , t _{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		2.5		ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r		1.2		Mbps	
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 5 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{lx} signal to the 50% level of the falling edge of the V_{lx} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{lx} signal to the 50% level of the rising edge of the V_{lx} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION¹

 $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\text{T}_{\text{A}} = 25^{\circ}\text{C}$, $\text{V}_{\text{DD1}} = \text{V}_{\text{DD2}} = 3.0 \text{ V}$.

Table 2. Parameter Symbol Min Max Unit **Test Conditions** Тур DC SPECIFICATIONS Input Supply Current per Channel, Quiescent 0.26 0.31 mΑ DDI (Q) Output Supply Current per Channel, Quiescent 0.11 0.14 mΑ ADuM2400 Total Supply Current, Four Channels² DC to 2 Mbps **V**_{DD1} Supply Current IDD1 (Q) 1.2 1.9 mΑ DC to 1 MHz logic signal frequency V_{DD2} Supply Current 0.5 0.9 mΑ DC to 1 MHz logic signal frequency IDD2 (Q) 10 Mbps (BRWZ and CRWZ Grades Only) 5 MHz logic signal frequency **V**_{DD1} Supply Current 4.5 6.5 mA DD1 (10) mΑ 5 MHz logic signal frequency V_{DD2} Supply Current 1.4 2.0 DD2 (10) 90 Mbps (CRWZ Grade Only) 37 65 mΑ 45 MHz logic signal frequency V_{DD1} Supply Current LDD1 (90) 45 MHz logic signal frequency V_{DD2} Supply Current 11 15 mΑ DD2 (90) ADuM2401 Total Supply Current, Four Channels² DC to 2 Mbps **V_{DD1}** Supply Current 1.0 1.6 mΑ DC to 1 MHz logic signal frequency V_{DD2} Supply Current 0.7 1.2 mΑ DC to 1 MHz logic signal frequency IDD2 (Q) 10 Mbps (BRWZ and CRWZ Grades Only) **V**_{DD1} Supply Current 3.7 5.4 mΑ 5 MHz logic signal frequency DD1 (10) 2.2 5 MHz logic signal frequency V_{DD2} Supply Current 3.0 mΑ IDD2 (10) 90 Mbps (CRWZ Grade Only) V_{DD1} Supply Current 30 mΑ 45 MHz logic signal frequency 52 IDD1 (90) 45 MHz logic signal frequency **V_{DD2}** Supply Current 18 27 mΑ DD2 (90) ADuM2402 Total Supply Current, Four Channels² DC to 2 Mbps V_{DD1} or V_{DD2} Supply Current I_{DD1 (Q)}, I_{DD2 (Q)} 0.9 1.5 mΑ DC to 1 MHz logic signal frequency 10 Mbps (BRWZ and CRWZ Grades Only) V_{DD1} or V_{DD2} Supply Current 3.0 4.2 mΑ 5 MHz logic signal frequency IDD1 (10), IDD2 (10) 90 Mbps (CRWZ Grade Only) 45 MHz logic signal frequency $V_{\text{DD1}} \text{ or } V_{\text{DD2}}$ Supply Current 24 39 mΑ I_{DD1 (90)}, I_{DD2 (90)} For All Models Input Currents -10 +0.01 +10 $0 V \le V_{IA}, V_{IB}, V_{IC}, V_{ID} \le V_{DD1} \text{ or } V_{DD2},$ μΑ $I_{IA}, I_{IB}, I_{IC},$ $\mathbf{I}_{\text{ID}}, \mathbf{I}_{\text{E1}}, \mathbf{I}_{\text{E2}}$ $0 V \leq V_{E1}, V_{E2} \leq V_{DD1} \text{ or } V_{DD2}$ Logic High Input Threshold V_{IH}, V_{EH} 1.6 v V_{II}, V_{FI} ۷ Logic Low Input Threshold 0.4 V_{OAH}, V_{OBH}, $(V_{DD1} \text{ or } V_{DD2}) - 0.1 3.0$ ۷ $I_{0x} = -20 \ \mu A, V_{1x} = V_{1xH}$ Logic High Output Voltages V_{OCH}, V_{ODH} $(V_{DD1} \text{ or } V_{DD2}) - 0.4 2.8$ ۷ $I_{0x} = -4 \text{ mA}, V_{1x} = V_{1xH}$ Logic Low Output Voltages VOAL, VOBL, 0.0 0.1 V $I_{0x} = 20 \ \mu A, V_{1x} = V_{1x1}$ V_{OCL}, V_{ODL} 0.04 V 0.1 $I_{0x} = 400 \ \mu A, V_{1x} = V_{1x1}$ v $I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$ 0.2 0.4 SWITCHING SPECIFICATIONS ADuM2400ARWZ/ADuM2401ARWZ/ ADuM2402ARWZ PW Minimum Pulse Width³ 1000 ns $C_L = 15 \text{ pF}$, CMOS signal levels Maximum Data Rate⁴ Mbps $C_1 = 15 \text{ pF}$, CMOS signal levels 1 50 $C_L = 15 \text{ pF}$, CMOS signal levels Propagation Delay⁵ t_{PHL}, t_{PLH} 75 100 ns Pulse Width Distortion, $|t_{\text{PLH}} - t_{\text{PHL}}|^{\text{5}}$ PWD 40 ns $C_1 = 15 \text{ pF}$, CMOS signal levels $C_L = 15 \text{ pF}$, CMOS signal levels Propagation Delay Skew⁶ 50 ns t_{PSK} $C_1 = 15 \text{ pF}$, CMOS signal levels Channel-to-Channel Matching⁷ 50 ns t_{PSKCD}/t_{PSKOD}

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZ						
Minimum Pulse Width ³	PW			100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		10			Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t_{PHL}, t_{PLH}	20	38	50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM2400CRWZ/ADuM2401CRWZ/ ADuM2402CRWZ						
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate ⁴		90	120		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay ⁵	t_{PHL}, t_{PLH}	20	34	45	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^{5}$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			16	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t_{PHZ}, t_{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t_{PZH}, t_{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F		3		ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r		1.1		Mbps	
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}		0.03		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 5 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{lx} signal to the 50% level of the falling edge of the V_{lx} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{lx} signal to the 50% level of the rising edge of the V_{lx} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

⁸ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION¹

5 V/3 V operation: 4.5 V $\leq V_{DD1} \leq$ 5.5 V, 2.7 V $\leq V_{DD2} \leq$ 3.6 V. 3 V/5 V operation: 2.7 V $\leq V_{DD1} \leq$ 3.6 V, 4.5 V $\leq V_{DD2} \leq$ 5.5 V. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at T_A = 25°C; V_{DD1} = 3.0 V, V_{DD2} = 5 V; or V_{DD1} = 5 V, V_{DD2} = 3.0 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS			<i>,</i> ,			
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}					
5 V/3 V Operation	DDI (Q)		0.50	0.53	mA	
3 V/5 V Operation			0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}		0120	0.01		
5 V/3 V Operation	•DD0 (Q)		0.11	0.14	mA	
3 V/5 V Operation			0.19	0.21	mA	
ADuM2400 Total Supply Current, Four Channels ²			0112	0.2.1		
DC to 2 Mbps						
V _{DD1} Supply Current						
5 V/3 V Operation	I _{DD1 (Q)}		2.2	2.8	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current			1.2	1.9		De to T Minz logic signal nequency
5 V/3 V Operation	I _{DD2 (Q)}		0.5	0.9	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			0.5	0.9 1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)			0.9	1.4	IIIA	De to 1 Miliziogle signal frequency
V_{DD1} Supply Current						
	DD1 (10)		8.6	10.6	mA	E MHz logic cignal frequency
5 V/3 V Operation						5 MHz logic signal frequency
3 V/5 V Operation			4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}		1.4	2.0		
5 V/3 V Operation			1.4	2.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} Supply Current	DD1 (90)					
5 V/3 V Operation			70	100	mA	45 MHz logic signal frequency
3 V/5 V Operation			37	65	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (90)					
5 V/3 V Operation			11	15	mA	45 MHz logic signal frequency
3 V/5 V Operation			18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²						
DC to 2 Mbps						
V _{DD1} Supply Current	I _{DD1 (Q)}					
5 V/3 V Operation			1.8	2.4	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}					
5 V/3 V Operation			0.7	1.2	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation			1.2	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)						
V _{DD1} Supply Current	I _{DD1 (10)}					
5 V/3 V Operation			7.1	9.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			3.7	5.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}					
5 V/3 V Operation			2.2	3.0	mA	5 MHz logic signal frequency
3 V/5 V Operation			4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)						
V _{DD1} Supply Current	I _{DD1 (90)}					
5 V/3 V Operation			57	82	mA	45 MHz logic signal frequency
3 V/5 V Operation			30	52	mA	45 MHz logic signal frequency

Vector Supply Current Vacuum Vacuum <t< th=""><th>Parameter</th><th>Symbol</th><th>Min</th><th>Тур</th><th>Мах</th><th>Unit</th><th>Test Conditions</th></t<>	Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
5 V/3 V Operation 18 27 mA 45 MHz logic signal frequency ADuM2402 Total Supply Current Interface 3 43 mA 45 MHz logic signal frequency SV3 V Operation 0.9 1.5 2.1 mA DC to 1 MHz logic signal frequency SV3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency SV3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency SV3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency SV3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency SV3 V Operation 5.6 7.0 mA S MHz logic signal frequency SV3 V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/S V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/S V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/S V Operation 4.4 6.2 mA S MHz logic signal frequency 3 V/S				-76		•	
3 V/S V Operation 31 43 mA 45 MHz logic signal frequency ADUM2301 Current, Four Channels' box no. 0.9 1.5 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/S V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/S V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/S V Operation 4.5 mHz logic signal frequency S MHz logic signal frequency 3 V/S V Operation 4.5 mA S MHz logic signal frequency 3 V/S V Operation 4.5 mA S MHz logic signal frequency 3 V/S V Operation 4.5		•DD2 (90)		18	27	mA	45 MHz logic signal frequency
$ \begin{array}{ c c c c } ADuM2402 Total Supply Current Four Channels' DC to 2 Mids (Carents SV 3' V Operation Current SV 3' V Operation SV 3' V Ope$	•						
DC to 2 Mbps Mass With Stapply Current Nor ration 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 0.9 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 0.9 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/3 V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/3 V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/3 V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/3 V Operation 4.4 6.2 mA 45 MHz logic signal frequency 3 V/3 V Operation 2.4 39 mA 45 MHz logic signal frequency 3 V/3 V Operation 2.4 39 mA 45 MHz logic signal frequency 3 V/3 V Operation 1.6 1.0 4.4 6.2	•			51	10		is mill logic signal frequency
Vace Supply Current Vace Supply Current Vace Supply Current Vace Supply Current DC to 1 MHz logic signal frequency 3 V/S V Operation Vace Supply Current Vace Supply Current 0.9 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA S MHz logic signal frequency 3 V/S V Operation 1.5 2.1 mA S MHz logic signal frequency 3 V/S V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/S V Operation 1.0 2.4 39 mA 45 MHz logic signal frequency 3 V/S V Operation 1.0 2.4 39 mA 45 MHz logic signal frequency 3 V/S V Operation 1.0 2.0 V 45 MHz logic signal frequency 3 V/S V Operation							
5 V/3 V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 0.9 1.5 mA DC to 1 MHz logic signal frequency 3 V/3 V Operation 1.5 2.1 mA DC to 1 MHz logic signal frequency 10 Mbps (BRWZ and CRWZ Grades Only) $u_{m1:00}$ 5.6 7.0 mA S MHz logic signal frequency 3 V/3 V Operation 5.6 7.0 mA S MHz logic signal frequency 3 V/3 V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/3 V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/3 V Operation 3.0 4.2 mA S MHz logic signal frequency 3 V/3 V Operation 44 62 mA 45 MHz logic signal frequency 3 V/3 V Operation 4 62 mA 45 MHz logic signal frequency 3 V/3 V Operation 4 62 mA 45 MHz logic signal frequency 3 V/3 V Operation 4 6 mA 5 MHz logic signal frequency <td>•</td> <td>less in</td> <td></td> <td></td> <td></td> <td></td> <td></td>	•	less in					
		'DD1 (Q)		15	21	mΔ	DC to 1 MHz logic signal frequency
5 V/3 V Operation0.91.5mADC to 1 MHz logic signal frequency3 V/5 V Operation1.52.1mADC to 1 MHz logic signal frequency5 V/3 V Operation3.04.2mA5 MHz logic signal frequency3 V/5 V Operation3.04.2mA5 MHz logic signal frequency3 V/5 V Operation5.67.0mA5 MHz logic signal frequency3 V/5 V Operation5.67.0mA5 MHz logic signal frequency3 V/5 V Operation5.67.0mA5 MHz logic signal frequency3 V/5 V Operation4446.2mA45 MHz logic signal frequency3 V/5 V Operation4446.2mA45 MHz logic signal frequency3 V/5 V Operation4446.2mA45 MHz logic signal frequency3 V/5 V Operation1.6VVV3 V/5 V Operation1.6VVV3 V/5 V Operation1.6VVV3 V/5 V Operation1.6VVV3 V/5 V Operation0.4VVV3 V/5 V Operation0.4VVV0.60.4VVVV0.70.0				0.9	1.5	1117	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DD2 (Q)		0.0	15	m۸	DC to 1 MHz logic signal frequency
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	·			1.5	2.1	1117	De to Thin 2 logic signal frequency
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c c c c c c c } 3 V/5 V Operation \\ SV/5 V Operation \\ 3 V/5 V Operation \\ 5 V/3 V Operation \\ 1.6 \\ V_{uv} V_{uv} V_{uv} \\ V_{uv} \\ V_{uv} V_{uv} \\ V_{uv} V_{uv} \\ V_{uv} \\ V_{uv} V_{uv} \\ V_{uv} V_{uv} \\ V_{uv} \\ V_{uv} \\ V_{uv} \\ V_{uv} V_{uv} \\ V_{uv$		DD1 (10)		5.6	7.0	mΔ	5 MHz logic signal frequency
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				5.0	4.2	IIIA	5 Miliz logic signal nequency
3 V/5 V Operation 5.6 7.0 mA 5 MHz togic signal frequency 90 Mbps (CRWZ Grade Only) Ibit 100 Ibit 100 A 44 62 mA 45 MHz togic signal frequency 3 V/5 V Operation 3 V/5 V Operation 24 39 mA 45 MHz togic signal frequency 3 V/5 V Operation 100 00 24 39 mA 45 MHz togic signal frequency 5 V/3 V Operation 100 00 24 39 mA 45 MHz togic signal frequency 3 V/5 V Operation 100 00 24 39 mA 45 MHz togic signal frequency 44 62 mA 45 MHz togic signal frequency 44 62 mA 100 truet 100 truet 100 truet 100 mA 45 MHz togic signal frequency 3 V/5 V Operation 100 truet 100 truet 100 mA 45 MHz togic signal frequency 3 V/5 V Operation 100 100 +0.01 +10 MA 50 VIS Voperation 3 V/5 V Operation 20 0.4 V 100		DD2 (10)		2.0	4.2		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	·						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-			5.0	7.0	mA	5 MHz logic signal frequency
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DD1 (90)			<i></i>		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				24	39	mA	45 MHz logic signal frequency
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DD2 (90)					
For All Models Input Currents I_{uv} I_{gu} , I_{gu}	-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•			44	62	mA	45 MHz logic signal frequency
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Currents		-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \ V \leq V_{IA'} \ V_{IB'} \ V_{IC'} \ V_{ID} \leq V_{DD1} \ or \ V_{DD2'} \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Logic High Input Threshold	V_{IH}, V_{EH}					
$ \begin{array}{c c} \text{Logic Low Input Threshold} \\ \text{5 V/3 V Operation} \\ \text{3 V/5 V Operation} \\ \text{Logic High Output Voltages} \\ \hline \\ \text{Logic High Output Voltages} \\ \hline \\ \text{V}_{OUV} V_{OBV} \\ \hline \\ \text{V}_{OVV} V_{ODV} \\ \hline \\ \text{V}_{OUV} V_{OUV} \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \hline \\ \text{V}_{OUV} \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \\ \text{V}_{OUV} \\ \hline \\ \\ \hline \\ \\ \ \\ \text{V}_{OUV} \\ \hline \\ \hline \\ \\ \hline \\ \\ \ \\ \ \\ \ \\ \ \\ \ \\ \$	5 V/3 V Operation		2.0			V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3 V/5 V Operation		1.6			V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Logic Low Input Threshold	V_{IL}, V_{EL}					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5 V/3 V Operation				0.8	V	
$ \begin{array}{ c c c c c c } Logic Low Output Voltages & V_{OAL}, V_{OBL}, \\ V_{OAL}, V_{ODL}, V_{ODL}$	3 V/5 V Operation				0.4	V	
$ \begin{array}{ c c c c c c } Logic Low Output Voltages & V_{OAL}, V_{OBL}, \\ V_{OAL}, V_{ODL}, V_{ODL}$	Logic High Output Voltages			(V_{DD1} or V_{DD2})		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, \ V_{\text{ix}} = V_{\text{ixH}}$
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						v	$I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Logic Low Output Voltages	Vau Var	0.1		01	v	$I_{0} = 20 \mu A V_{0} = V_{0}$
SWITCHING SPECIFICATIONS ADuM2400ARWZ/ADuM2401ARWZ/ ADuM2402ARWZPW1000ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ ADUM2400BRWZ/ADUM2401BRWZ/ ADUM2402BRWZ Minimum Pulse Width3 Maximum Data Rate4PW10ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$							
SWITCHING SPECIFICATIONS ADuM2400ARWZ/ADuM2401ARWZ/ ADuM2402ARWZPW1000ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Minimum Pulse Width³PW1Mbps $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Propagation Delay⁵ t_{PHL}, t_{PLH} 5070100ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD40ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Propagation Delay Skew⁵ t_{PSK} 50ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Channel-to-Channel Matching² $t_{PSKCD} t_{PSKCD}$ 50ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ ADuM2400BRWZ/ADUM2401BRWZ/ ADuM2402BRWZPW100ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Minimum Pulse Width³PW100ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$ Maximum Data Rate⁴10100ns $C_L = 15 \text{ pF}, \text{ CMOS signal levels}$		002 002					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SWITCHING SPECIFICATIONS			0.2	0.1	•	
Minimum Pulse Width³PW1000ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Maximum Data Rate41Mbps $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay5 t_{PHL}, t_{PLH} 5070100ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD40ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew6 t_{PSK} 50ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching7 t_{PSKCD} 50ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ ADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW100ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Minimum Pulse Width³PW10100ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Maximum Data Rate410Ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$	ADuM2400ARWZ/ADuM2401ARWZ/						
Maximum Data Rate41Mbps $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay5 t_{PHL}, t_{PLH} 5070100ns $C_L = 15 \text{ pF}$, CMOS signal levelsPulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD40ns $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew6 t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching7 t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZ t_{PSKCD}/t_{PSKOD} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsMinimum Pulse Width3PW10ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate41010ns $C_L = 15 \text{ pF}$, CMOS signal levels		PW			1000	ns	$C_{\rm r} = 15 \rm pE$ CMOS signal levels
Propagation Delay ⁵ t_{PHL} , t_{PLH} 5070100ns $C_L = 15 \text{ pF}$, CMOS signal levelsPulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD40ns $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew ⁶ t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching ⁷ t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW50ns $C_L = 15 \text{ pF}$, CMOS signal levelsMinimum Pulse Width ³ PW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate ⁴ 10100ns $C_L = 15 \text{ pF}$, CMOS signal levels			1				
Pulse-Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD40ns $C_L = 15 \text{ pF}$, CMOS signal levelsPropagation Delay Skew ⁶ t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching ⁷ t_{PSKCD}/t_{PSKOD} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMinimum Pulse Width ³ PW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate ⁴ 10Mbps $C_L = 15 \text{ pF}$, CMOS signal levels		tour, tour	50	70	100		
Propagation Delay Skew6 t_{PSK} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsChannel-to-Channel Matching7 t_{PSKCD} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMinimum Pulse Width3PW10ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate410Ns $C_L = 15 \text{ pF}$, CMOS signal levels	1 5 ,				40		
Channel-to-Channel Matching7 t_{PSKCD}/t_{PSKOD} 50ns $C_L = 15 \text{ pF}$, CMOS signal levelsADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMinimum Pulse Width3PW100ns $C_L = 15 \text{ pF}$, CMOS signal levelsMaximum Data Rate410Nbps $C_L = 15 \text{ pF}$, CMOS signal levels		tpcr			50	ns	
ADuM2400BRWZ/ADuM2401BRWZ/ ADuM2402BRWZPW100nsCL = 15 pF, CMOS signal levelsMinimum Pulse Width³PW10MbpsCL = 15 pF, CMOS signal levelsMaximum Data Rate410MbpsCL = 15 pF, CMOS signal levels					50		
Maximum Data Rate410Mbps $C_L = 15 \text{ pF}$, CMOS signal levels	ADuM2400BRWZ/ADuM2401BRWZ/	PSACD/ PSACD				-	
Maximum Data Rate410Mbps $C_L = 15 \text{ pF}$, CMOS signal levels		PW			100	ns	$C_{L} = 15 \text{ pF}$, CMOS signal levels
	Maximum Data Rate ⁴		10				
	Propagation Delay ⁵	t_{PHL}, t_{PLH}	15	35	50	ns	

Data Sheet

ADuM2400/ADuM2401/ADuM2402

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_1 = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			6	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM2400CRWZ/ADuM2401CRWZ/ ADuM2402CRWZ						
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Maximum Data Rate⁴		90	120		Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay⁵	t _{PHL} , t _{PLH}	20	30	40	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			14	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			2	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}			5	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t_{PHZ}, t_{PLH}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t_{PZH}, t_{PZL}		6	8	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t_R/t_F					$C_L = 15 \text{ pF}$, CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f _r					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 5 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{lx} signal to the 50% level of the falling edge of the V_{lx} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{lx} signal to the 50% level of the rising edge of the V_{lx} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 8 CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ > 0.8 V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining V₀ < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input to Output) ¹	C _{I-O}		2.2		pF	f = 1 MHz
Input Capacitance ²	C		4.0		pF	
IC Junction-to-Case Thermal Resistance, Side 1	θ _{JCI}		33		°C/W	Thermocouple located at center
IC Junction-to-Case Thermal Resistance, Side 2	θ _{JCO}		28		°C/W	of package underside

¹ Device considered a 2-terminal device: Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM2400/ADuM2401/ADuM2402 are approved by the organizations listed in Table 5. Refer to Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

UL	CSA	CQC	VDE
Recognized Under UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	Approved under CQC11-471543-2012	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Single Protection 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage	Basic insulation per GB4943.1-2011, 600 V rms(848 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	Reinforced insulation, 846 V peak
	RW-16 package: reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 125 V rms (176 V peak) maximum working voltage	RW-16 package: reinforced insulation per GB4943.1-2011, 380 V rms (537 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	
() ()	RI-16 package: reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage	RI-16 package: reinforced insulation per 400 V rms (565 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	
File E214100	File 205078	File: CQC14001108690	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM2400/ADuM2401/ADuM2402 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec (current leakage detection limit = 10 μA).

² In accordance with DIN V VDE V 0884-10, each ADuM2400/ADuM2401/ADuM2402 is proof tested by applying an insulation test voltage ≥1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.				
Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap	L(I01)	8.0 min	mm	Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage) RW-16 Package	L(I02)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum External Tracking (Creepage) Rl-16 Package	L(I02)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

Note that the * marking on packages denotes DIN V VDE V 0884-10 approval for 846 V peak working voltage.

Table 7.				
Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 300 V rms			l to IV	
For Rated Mains Voltage ≤ 450 V rms			l to ll	
For Rated Mains Voltage ≤ 600 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	
Maximum Working Insulation Voltage		V _{IORM}	846	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1590	V peak
Input-to-Output Test Voltage, Method a		V _{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1375	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR'} t_m = 60$ sec, partial discharge < 5 pC		1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	V _{TR}	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 4			
Case Temperature		Ts	150	°C
Side 1 Current		I _{S1}	265	mA
Side 2 Current		I _{s2}	335	mA
Insulation Resistance at T _s	$V_{10} = 500 V$	R _s	>109	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 8.	
Parameter	Rating
Operating Temperature (T_A)	-40°C to +105°C
Supply Voltages ¹ (V_{DD1}, V_{DD2})	2.7 V to 5.5 V

1.0 ms

¹ All voltages are relative to their respective ground.

Input Signal Rise and Fall Times

ABSOLUTE MAXIMUM RATINGS

Table 9.

Parameter	Rating
Storage Temperature Range (T _{st})	–65°C to +150°C
Ambient Operating Temperature Range (T _A)	–40°C to +105°C
Supply Voltage Range $(V_{DD1}, V_{DD2})^1$	–0.5 V to +7.0 V
Input Voltage Range $(V_{IA}, V_{IB}, V_{IC}, V_{ID}, V_{E1}, V_{E2})^{1,2}$	-0.5 V to V _{DDI} + 0.5 V
Output Voltage Range (V _{OA} , V _{OB} , V _{OC} , V _{OD}) ^{1, 2}	-0.5 V to V _{DDO} + 0.5 V
Average Output Current Per Pin ³	
Side 1 (I ₀₁)	–18 mA to +18 mA
Side 2 (I ₀₂)	–22 mA to +22 mA
Common-Mode Transients ⁴	–100 kV/µs to +100 kV/µs

¹ All voltages are relative to their respective ground.

 2 V_{\rm DDI} and V_{\rm DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 4 for maximum rated current values for various temperatures.
 ⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

Table 10. Maximum Continuous Working Voltage¹

Stresses at or above those listed under Absolute Maximum	
Ratings may cause permanent damage to the product. This is a	
stress rating only; functional operation of the product at these	
or any other conditions above those indicated in the operational	
section of this specification is not implied. Operation beyond	
the maximum operating conditions for extended periods may	
affect product reliability.	

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Tuble 10. maximum Continuous Working Voltage					
Parameter	Max	Unit	Constraint		
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime		
AC Voltage, Unipolar Waveform					
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10		
DC Voltage					
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10		

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 11. Truth Table (Positive Logic)

V _{ix} Input ¹	V _{Ex} Input	V _{DDI} State ¹	V _{DDO} State ¹	V _{ox} Output ¹	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	н	Outputs return to input state within 1 μ s of V _{DDI} power restoration.
Х	L	Unpowered	Powered	Z	
Х	x	Powered	Unpowered	Indeterminate	Outputs return to input state within 1 μ s of V _{DDO} power restoration if V _{Ex} state is H or NC. Outputs return to high impedance state within 8 ns of V _{DDO} power restoration if V _{Ex} state is L.

 1 V_{Ix} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D). V_{Ex} refers to the output enable signal on the same side as the V_{Ox} outputs. V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADuM2400 Pin Configuration

Pin No.	Mnemonic	Description				
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.				
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.				
3	V _{IA}	Logic Input A.				
4	V _{IB}	Logic Input B.				
5	V _{IC}	ogic Input C.				
6	V _{ID}	Logic Input D.				
7	NC	No Connect.				
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.				
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.				
10	V _{E2}	Output Enable 2. Active high logic input. $V_{OA'} V_{OB'} V_{OC'}$ and V_{OD} outputs are enabled when V_{E2} is high or disconnected. $V_{OA'} V_{OB'} V_{OC'}$ and V_{OD} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.				
11	V _{OD}	Logic Output D.				
12	V _{oc}	Logic Output C.				
13	V _{OB}	Logic Output B.				
14	V _{OA}	Logic Output A.				
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.				
16	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.				





Figure 6. ADuM2401 Pin Configuration

Table 13. ADuM2401 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	V _{IA}	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{oD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V _{oD} output is enabled when V _{E1} is high or disconnected. V _{oD} is disabled when V _{E1} is low. In noisy environments, connecting V _{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. $V_{OA'} V_{OB'}$ and V_{OC} outputs are enabled when V_{E2} is high or disconnected. $V_{OA'} V_{OB'}$ and V_{OC} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	V _{oc}	Logic Output C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V_{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.




*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO GND2 IS RECOMMENDED.


Figure 7. ADuM2402 Pin Configuration


Table 14. ADuM2402 Pin Function Descriptions


Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{oc}	Logic Output C.
6	V _{OD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OC} and V_{OD} outputs are enabled when V_{E1} is high or disconnected. V_{OC} and V_{OD} outputs are disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} and V_{OB} outputs are enabled when V_{E2} is high or disconnected. V_{OA} and V_{OB} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	V _{IC}	Logic Input C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.


TYPICAL PERFORMANCE CHARACTERISTICS

















Figure 11. Typical ADuM2400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM2400 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM2401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation

Data Sheet




Figure 14. Typical ADuM2401 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation





Figure 15. Typical ADuM2402 V_{DD1} or V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation

ADuM2400/ADuM2401/ADuM2402



APPLICATION INFORMATION PC BOARD LAYOUT

The ADuM2400/ADuM2401/ADuM2402 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V_{DD1} and between Pin 15 and Pin 16 for V_{DD2}. The capacitor value should be between 0.01 μ F and 0.1 μ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should be considered unless the ground pair on each package side are connected close to the package.




Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to logic high.




Figure 18. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM2400/ADuM2401/ADuM2402 component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM2400/ ADuM2401/ADuM2402 components operated under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μ s, the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 11) by the watchdog timer circuit.

The limitation on the ADuM2400/ADuM2401/ADuM2402 magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM2400/ADuM2401/ADuM2402 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\Sigma\prod r_n^2; n = 1, 2, \dots, N$$

where:

 β is the magnetic flux density (gauss). N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM2400/ ADuM2401/ADuM2402 and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

Data Sheet

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM2400/ADuM2401/ADuM2402 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM2400/ADuM2401/ADuM2402 is immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, place a 0.5 kA current 5 mm away from the ADuM2400/ADuM2401/ADuM2402 to affect the component's operation.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM2400/ADuM2401/ADuM2402 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM2400/ ADuM2401/ADuM2402 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by:

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
 $f > 0.5f_r$

For each output channel, the supply current is given by:

$$\begin{split} I_{DDO} &= I_{DDO(Q)} & f \leq 0.5 f_r \\ I_{DDO} &= (I_{DDO(D)} + (0.5 \times 10^{-3} \times C_L V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \\ & f > 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $I_{\rm DD1}$ and $I_{\rm DD2}$, the supply currents for each input and output channel corresponding to $I_{\rm DD1}$ and $I_{\rm DD2}$ are calculated and totaled. Figure 8 and Figure 9 provide per channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide the total $I_{\rm DD1}$ and $I_{\rm DD2}$ as a function of data rate for the ADuM2400/ADuM2401/ADuM2402 channel configurations.

INSULATION LIFETIME


All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM2400/ ADuM2401/ADuM2402.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM2400/ADuM2401/ ADuM2402 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines Analog Devices recommended maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



OUTLINE DIMENSIONS



(RI-16-2) Dimensions shown in millimeters

ORDERING GUIDE

	Number of Inputs,	Number of Inputs,	Maximum Data Rate	Maximum Propagation	Maximum Pulse Width	Temperature		Package
Model ^{1, 2}	V _{DD1} Side	V _{DD2} Side	(Mbps)	Delay, 5 V (ns)	Distortion (ns)	Range	Package Description	Option
ADuM2400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400ARIZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2400BRIZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2400CRIZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2401ARWZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401ARIZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2401BRIZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2401CRIZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2402ARWZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402ARIZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2402BRIZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2
ADuM2402CRIZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-2

 1 Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option. 2 Z = RoHS Compliant Part.

NOTES

NOTES



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADUM2401BRIZ-RL ADUM2401CRIZ ADUM2401CRWZ-RL ADUM2401ARWZ-RL ADUM2401CRWZ ADUM2401ARIZ-RL ADUM2401BRIZ ADUM2401CRIZ-RL ADUM2401ARWZ ADUM2401BRWZ ADUM2401BRWZ ADUM2401BRWZ-RL