# ANALOG3.3 V, ±15 kV ESD-Protected, Half- and<br/>Full-Duplex, RS-485/RS-422 Transceivers

# ADM3483E/ADM3486E/ADM3488E/ADM3490E/ADM3491E

### FEATURES

### FUNCTIONAL BLOCK DIAGRAMS

TIA/EIA RS-485/RS-422 compliant ±15 kV ESD protection on RS-485 input/output pins Data rates ADM3483E/ADM3488E: 250 kbps ADM3486E: 2.5 Mbps ADM3490E/ADM3491E: 12 Mbps

Half- and full-duplex options Up to 32 nodes on the bus Receiver open-circuit, fail-safe design Low power shutdown current

(ADM3483E/ADM3486E/ADM3491E only) Outputs high-Z when disabled or powered off Common-mode input range: -7 V to +12 V Thermal shutdown and short-circuit protection Industry-standard 75176 pinout 8-lead and 14-lead narrow SOIC packages


### APPLICATIONS

Power/energy metering Telecommunications EMI-sensitive systems Industrial control Local area networks

### **GENERAL DESCRIPTION**

The ADM3483E/ADM3486E/ADM3488E/ADM3490E/ ADM3491E are 3.3 V, low power data transceivers with ±15 kV ESD protection suitable for full- and half-duplex communication on multipoint bus transmission lines. They are designed for balanced data transmission, and they comply with TIA/EIA standards RS-485 and RS-422. The ADM3483E/ADM3486E are half-duplex transceivers that share differential lines and have separate enable inputs for the driver and receiver. The full-duplex ADM3488E/ ADM3490E/ADM3491E transceivers have dedicated differential line driver outputs and receiver inputs. The ADM3491E also features separate enable inputs for the driver and receiver.


The devices have a 12 k $\Omega$  receiver input impedance, which allows up to 32 transceivers on a bus. Because only one driver should be enabled at any time, the output of a disabled or powered-down driver is tristated to avoid overloading the bus.





8





### (continued on Page 3)

Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Revision History	2
Specifications	4
Driver Timing Specifications	5
Receiver Timing Specifications	6
Absolute Maximum Ratings	7
ESD Caution	7
Pin Configurations and Function Descriptions	8
Test Circuits and Switching Characteristics	9
Typical Performance Characteristics	11
Circuit Description	14
Devices with Receiver/Driver Enable—ADM3483E/	
ADM3486E/ADM3491E	14

# 

### **REVISION HISTORY**

### 10/06—Rev. 0 to Rev. A

Added ADM3483E and ADM3488E	Universal
Changes to Figure 1 and Figure 2	
Inserted Table 3	5
Changes to Figure 4 and Figure 5	8
Inserted Figure 28 and Figure 29	
Changes to Figure 31 and Figure 32	
Changes to Figure 34	
Updated Outline Dimensions	
Changes to Ordering Guide	

8/06—Revision 0: Initial Version

# **GENERAL DESCRIPTION**

(continued from Page 1)

The driver outputs of the ADM3483E/ADM3486E/ ADM3488E are slew rate limited, in order to reduce EMI and data errors caused by reflections from improperly terminated buses. The receiver has a fail-safe feature that ensures a logic high output when the inputs are floating. Excessive power dissipation caused by bus contention or by output shorting is prevented with a thermal shutdown circuit.

The parts are fully specified over the industrial temperature range and are available in 8-lead and 14-lead narrow SOIC packages.

	Guaranteed Data	Supply	Half/Full	Slew Rate	Driver/Receiver	±15 kV ESD Protection	
Part No.	Rate (Mbps)	Voltage (V)	Duplex	Limited	Enable	on Bus Pins	Pin Count
ADM3483E	0.25	3.0 to 3.6	Half	Yes	Yes	Yes	8
ADM3486E	2.5	3.0 to 3.6	Half	Yes	Yes	Yes	8
ADM3488E	0.25	3.0 to 3.6	Full	Yes	No	Yes	8
ADM3490E	12	3.0 to 3.6	Full	No	No	Yes	8
ADM3491E	12	3.0 to 3.6	Full	No	Yes	Yes	14

### Table 1. Selection Table

# **SPECIFICATIONS**

 $V_{\rm CC}$  = 3.3 V  $\pm$  0.3 V,  $T_{\rm A}$  =  $T_{\rm MIN}$  to  $T_{\rm MAX},$  unless otherwise noted.

### Table 2. ADM3483E/ADM3486E/ADM3488E/ADM3490E/ADM3491E

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Differential Outputs						
Differential Output Voltage	Vod	2.0			V	$R_L = 100 \Omega (RS-422)$ (see Figure 7)
		1.5			V	$R_L = 54 \Omega$ (RS-485) (see Figure 7)
		1.5			V	$R_L = 60 \Omega$ (RS-485) (see Figure 8)
$\Delta  V_{OD} $ for Complementary Output States <sup>1</sup>	$\Delta V_{\text{OD}}$			0.2	V	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (see Figure 7)}$
Common-Mode Output Voltage	Voc			3	V	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (see Figure 7)}$
$\Delta  V_{OC} $ for Complementary Output States <sup>1</sup>	ΔVoc			0.2	V	$R_L = 54 \Omega \text{ or } 100 \Omega \text{ (see Figure 7)}$
Short-Circuit Output Current	I <sub>OSD</sub>	-250			mA	$V_{OUT} = -7 V$
				250	mA	V <sub>OUT</sub> = 12 V
Output Leakage (Y, Z) (ADM3491E Only)	lo					
Normal Mode				20	μA	$DE = 0 V$ , $\overline{RE} = 0 V$ , $V_{CC} = 0 V$ or 3.6 V,
						V <sub>OUT</sub> = 12 V
		-20			μΑ	$DE = 0 V$ , $\overline{RE} = 0 V$ , $V_{CC} = 0 V$ or 3.6 V,
						$V_{OUT} = -7 V$
Shutdown Mode				1	μΑ	$DE = 0 V$ , $\overline{RE} = V_{CC}$ , $V_{CC} = 0 V$ or 3.6 V,
						$V_{OUT} = 12 V$
		-1			μΑ	$DE = 0 V, \overline{RE} = V_{CC}, V_{CC} = 0 V \text{ or } 3.6 V,$
						$V_{OUT} = -7 V$
Logic Inputs						_
Input High Voltage	VIH	2.0			V	DE, DI, RE
Input Low Voltage	VIL			0.8	V	DE, DI, RE
Logic Input Current	I <sub>IN1</sub>			±2	μΑ	DE, DI, RE
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage	VTH	-0.2		0.2	V	$-7 V < V_{CM} < +12 V$
Input Hysteresis	$\Delta V_{\text{TH}}$		50		mV	$V_{CM} = 0 V$
Input Resistance (A, B)	R <sub>IN</sub>	12			kΩ	$-7 V < V_{CM} < +12 V$
Input Current (A, B)	I <sub>IN2</sub>			1.0	mA	$DE = 0 V$ , $V_{CC} = 0 V$ or 3.6 V, $V_{IN} = 12 V$
		-0.8			mA	$DE = 0 V$ , $V_{CC} = 0 V$ or 3.6 V, $V_{IN} = -7 V$
RO Logic Output						
Output High Voltage	Vон	Vcc - 0.4			v	$I_{OUT} = -1.5 \text{ mA}, V_{ID} = 200 \text{ mV}$ (see Figure 9)
Output Low Voltage	Vol			0.4	V	$I_{OUT} = 2.5 \text{ mA}, V_{ID} = 200 \text{ mV}$ (see Figure 9)
Short-Circuit Output Current	I <sub>OSR</sub>	±8		±60	mA	$0 V < V_{RO} < V_{CC}$
Tristate Output Leakage Current	IOZR			±1	μA	V <sub>CC</sub> = 3.6 V, 0 V < V <sub>OUT</sub> < V <sub>CC</sub>
POWER SUPPLY						
Voltage Range	Vcc	3.0		3.6	v	
Supply Current	lcc		1.1	2.2	mA	No load, $DI = 0 V$ or $V_{CC}$ , $DE = V_{CC}$ ,
						$\overline{RE} = 0 V \text{ or } V_{CC}$
			0.95	1.9	mA	$\frac{No}{RE} = 0 V \text{ or } V_{CC}, DE = 0 V,$
Shutdown Current	I <sub>SHDN</sub>		0.002	1	μA	$DE = 0 V$ , $\overline{RE} = V_{CC}$ , $DI = 0 V$ or $V_{CC}$
ESD PROTECTION	1				1	
A, B, Y, Z Pins			±15		kV	Human body model
All Pins Except A, B, Y, Z Pins			±4		kV	Human body model

 $^1$   $\Delta|V_{\text{OD}}|$  and  $\Delta|V_{\text{OC}}|$  are the changes in  $V_{\text{OD}}$  and  $V_{\text{OC}}$ , respectively, when DI input changes state.

### **DRIVER TIMING SPECIFICATIONS**

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}.$ 

### Table 3. ADM3483E/ADM3488E

Parameter	Symbol	Min	Тур	Мах	Unit	<b>Test Conditions/Comments</b>
MAXIMUM DATA RATE		250			kbps	
DIFFERENTIAL OUTPUT DELAY	t <sub>DD</sub>	600	900	1400	ns	$R_L = 60 \Omega$ (see Figure 10)
DIFFERENTIAL OUTPUT TRANSITION TIME	t <sub>TD</sub>	400	740	1200	ns	$R_L = 60 \Omega$ (see Figure 10)
PROPAGATION DELAY						
From Low to High Level	<b>t</b> PLH	700	930	1500	ns	$R_L = 27 \Omega$ (see Figure 11)
From High to Low Level	<b>t</b> <sub>PHL</sub>	700	930	1500	ns	$R_L = 27 \Omega$ (see Figure 11)
t <sub>plh</sub> – t <sub>phl</sub>   PROPAGATION DELAY SKEW <sup>1</sup>	t <sub>PDS</sub>		±50		ns	$R_L = 27 \Omega$ (see Figure 11)
ENABLE/DISABLE TIMING (ADM3483E ONLY)						
Enable Time to Low Level	t <sub>PZL</sub>		900	1300	ns	$R_L = 110 \Omega$ (see Figure 13)
Enable Time to High Level	<b>t</b> <sub>PZH</sub>		600	800	ns	$R_L = 110 \Omega$ (see Figure 12)
Disable Time from Low Level	<b>t</b> <sub>PLZ</sub>		50	80	ns	$R_L = 110 \Omega$ (see Figure 13)
Disable Time from High Level	<b>t</b> PHZ		50	80	ns	$R_L = 110 \Omega$ (see Figure 12)
Enable Time from Shutdown to Low Level	t <sub>PSL</sub>		1.9	2.7	μs	$R_L = 110 \Omega$ (see Figure 13)
Enable Time from Shutdown to High Level	<b>t</b> PSH		2.2	3.0	μs	$R_L = 110 \Omega$ (see Figure 12)

 $^{1}$  Measured on  $\left| t_{\text{PLH}}\left( Y\right) -t_{\text{PHL}}\left( Y\right) \right|$  and  $\left| t_{\text{PLH}}\left( Z\right) -t_{\text{PHL}}\left( Z\right) \right|.$ 

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}.$ 

### Table 4. ADM3486E

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
MAXIMUM DATA RATE		2.5			Mbps	
DIFFERENTIAL OUTPUT DELAY	t <sub>DD</sub>	20	42	70	ns	$R_L = 60 \Omega$ (see Figure 10)
DIFFERENTIAL OUTPUT TRANSITION TIME	t <sub>TD</sub>	15	28	60	ns	$R_L = 60 \Omega$ (see Figure 10)
PROPAGATION DELAY						
From Low to High Level	<b>t</b> PLH	20	42	75	ns	$R_L = 27 \Omega$ (see Figure 11)
From High to Low Level	<b>t</b> PHL	20	42	75	ns	$R_L = 27 \Omega$ (see Figure 11)
t <sub>PLH</sub> - t <sub>PHL</sub>   PROPAGATION DELAY SKEW <sup>1</sup>	<b>t</b> <sub>PDS</sub>		-6	±12	ns	$R_L = 27 \Omega$ (see Figure 11)
ENABLE/DISABLE TIMING						
Enable Time to Low Level	t <sub>PZL</sub>		52	100	ns	$R_L = 110 \Omega$ (see Figure 13)
Enable Time to High Level	tрzн		52	100	ns	$R_L = 110 \Omega$ (see Figure 12)
Disable Time from Low Level	t <sub>PLZ</sub>		40	80	ns	$R_L = 110 \Omega$ (see Figure 13)
Disable Time from High Level	<b>t</b> <sub>PHZ</sub>		40	80	ns	$R_L = 110 \Omega$ (see Figure 12)
Enable Time from Shutdown to Low Level	t <sub>PSL</sub>		700	1000	ns	$R_L = 110 \Omega$ (see Figure 13)
Enable Time from Shutdown to High Level	t <sub>PSH</sub>		700	1000	ns	$R_L = 110 \Omega$ (see Figure 12)

 $^{1}$  Measured on  $\left|t_{PLH}\left(Y\right)-t_{PHL}\left(Y\right)\right|$  and  $\left|t_{PLH}\left(Z\right)-t_{PHL}\left(Z\right)\right|.$ 

### $V_{\rm CC}$ = 3.3 V, $T_{\rm A}$ = 25°C.

### Table 5. ADM3490E/ADM3491E

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
MAXIMUM DATA RATE		12	15		Mbps	
DIFFERENTIAL OUTPUT DELAY	t <sub>DD</sub>	1	22	35	ns	$R_L = 60 \Omega$ (see Figure 10)
DIFFERENTIAL OUTPUT TRANSITION TIME	t <sub>TD</sub>	3	11	25	ns	$R_L = 60 \Omega$ (see Figure 10)
PROPAGATION DELAY						
From Low to High Level	t <sub>PLH</sub>	7	23	35	ns	$R_L = 27 \Omega$ (see Figure 11)
From High to Low Level	<b>t</b> <sub>PHL</sub>	7	23	35	ns	$R_L = 27 \Omega$ (see Figure 11)
t <sub>PLH</sub> - t <sub>PHL</sub>   PROPAGATION DELAY SKEW <sup>1</sup>	<b>t</b> <sub>PDS</sub>		-1.4	±8	ns	$R_L = 27 \Omega$ (see Figure 11)
ENABLE/DISABLE TIMING (ADM3491E ONLY)						
Enable Time to Low Level	<b>t</b> <sub>PZL</sub>		42	90	ns	$R_L = 110 \Omega$ (see Figure 13)
Enable Time to High Level	<b>t</b> <sub>PZH</sub>		42	90	ns	$R_L = 110 \Omega$ (see Figure 12)
Disable Time from Low Level	<b>t</b> <sub>PLZ</sub>		35	80	ns	$R_L = 110 \Omega$ (see Figure 13)
Disable Time from High Level	<b>t</b> <sub>PHZ</sub>		35	80	ns	$R_L = 110 \Omega$ (see Figure 12)
Enable Time from Shutdown to Low Level	t <sub>PSL</sub>		650	900	ns	$R_L = 110 \Omega$ (see Figure 13)
Enable Time from Shutdown to High Level	t <sub>PSH</sub>		650	900	ns	$R_L = 110 \Omega$ (see Figure 12)

<sup>1</sup> Measured on  $|t_{PLH}(Y) - t_{PHL}(Y)|$  and  $|t_{PLH}(Z) - t_{PHL}(Z)|$ .

### **RECEIVER TIMING SPECIFICATIONS**

 $V_{\rm CC}$  = 3.3 V,  $T_{\rm A}$  = 25°C.

Table 6. ADM3483E/ADM3486E/ADM3488E/ADM3490E/ADM3491E

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
PROPAGATION DELAY						
From Low to High Level	trplh					
ADM3486E/ADM3490E/ADM3491E		25	62	90	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
ADM3483E/ADM3488E		25	75	120	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
From High to Low Level	trphl					
ADM3486E/ADM3490E/ADM3491E		25	62	90	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
ADM3483E/ADM3488E		25	75	120	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
t <sub>rplh</sub> - t <sub>rphl</sub>   PROPAGATION DELAY SKEW	t <sub>RPDS</sub>					
ADM3486E/ADM3490E/ADM3491E			+6	±10	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
ADM3483E/ADM3488E			+12	±20	ns	$V_{ID} = 0 V$ to 3.0 V, $C_L = 15 \text{ pF}$ (see Figure 14)
ENABLE/DISABLE TIMING (ADM3483E/ADM3486E/ ADM3491E ONLY)						
Enable Time to Low Level	t <sub>RPZL</sub>		25	50	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Enable Time to High Level	t <sub>RPZH</sub>		25	50	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Disable Time from Low Level	trplz		25	45	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Disable Time from High Level	<b>t</b> <sub>RPHZ</sub>		25	45	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Enable Time from Shutdown to Low Level	t <sub>RPSL</sub>		720	1400	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Enable Time from Shutdown to High Level	trpsh		720	1400	ns	$C_L = 15 \text{ pF}$ (see Figure 15)
Time to Shutdown <sup>1</sup>	t <sub>SHDN</sub>	80	190	300	ns	

<sup>1</sup> The transceivers are put into shutdown mode by bringing the RE high and the DE low. If the inputs are in this state for less than 80 ns, the parts are guaranteed not to enter shutdown. If the parts are in this state for 300 ns or more, the parts are guaranteed to enter shutdown.

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

### Table 7.

Parameter	Rating
V <sub>cc</sub> to GND	–0.3 V to +6 V
Digital Input/Output Voltage (DE, RE, DI)	–0.3 V to +6 V
Receiver Output Voltage (RO)	-0.3 V to (V <sub>CC</sub> + 0.3 V)
Driver Output (A, B, Y, Z)/Receiver Input (A, B) Voltage Driver Output Current	-8 V to +13 V ±250 mA
Driver Output Current Operating Temperature Range	$\pm 250$ mA -40°C to +85°C
Storage Temperature Range	−65°C to +150°C
$ heta_{JA}$ Thermal Impedance	
8-Lead SOIC_N	158°C/W
14-Lead SOIC_N	120°C/W
Lead Temperature, Soldering (20 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



Figure 4. ADM3483E/ADM3486E Pin Configuration









Figure 5. ADM3488E/ADM3490E Pin Configuration



ADM3483E/	ADM3488E/			
ADM3486E Pin No.	ADM3490E Pin No.	ADM3491E Pin No.	Mnemonic	Description
1	2	2	RO	Receiver Output. If A > B by 200 mV, RO is high; if A < B by 200 mV,
2	N/A	3	RE	RO is low. Receiver Output Enable. A low level enables the receiver output. A high level places it in a high impedance state. If RE is high and DE is low, the device enters a low power shutdown mode.
3	N/A	4	DE	Driver Output Enable. A high level enables the driver differential A and B outputs. A low level places it in a high impedance state. If RE is high and DE is low, the device enters a low power shutdown mode.
4	3	5	DI	Driver Input. With a half-duplex part when the driver is enabled, a logic low on DI forces A low and B high; a logic high on DI forces A high and B low. With a full-duplex part when the driver is enabled, a logic low on DI forces Y low and Z high; a logic high on DI forces Y high and Z low.
5	4	6, 7	GND	Ground.
N/A	5	9	Y	Noninverting Driver Output.
6	N/A	N/A	А	Noninverting Receiver Input A and Noninverting Driver Output A.
N/A	8	12	А	Noninverting Receiver Input A.
N/A	6	10	Z	Inverting Driver Output.
7	N/A	N/A	В	Inverting Receiver Input B and Inverting Driver Output B.
N/A	7	11	В	Inverting Receiver Input B.
8	1	13, 14	Vcc	Power Supply, 3.3 V $\pm$ 0.3 V. Bypass V <sub>CC</sub> to GND with a 0.1 $\mu$ F capacitor.
N/A	N/A	1, 8	NC	No Connect. Not internally connected. Can be connected to GND.

# **TEST CIRCUITS AND SWITCHING CHARACTERISTICS**








Figure 8. Driver Differential Output Voltage with Varying Common-Mode Voltage





Figure 9. Receiver Output Voltage High and Output Voltage Low



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 50Ω.  $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.





Figure 10. Driver Differential Output Delay and Transition Times

010284-010



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 50Ω.  $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.





Figure 11. Driver Propagation Delays



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 50 $\Omega.$   $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.





Figure 12. Driver Enable and Disable Times (t<sub>PZH</sub>, t<sub>PSH</sub>, t<sub>PHZ</sub>)

06284-012



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 50Ω.  $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.





Figure 13. Driver Enable and Disable Times (t<sub>PZL</sub>, t<sub>PSL</sub>, t<sub>PLZ</sub>)



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 50Ω.  $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.





Figure 14. Receiver Propagation Delays



 $^{1}\text{PPR}$  = 250kHz, 50% DUTY CYCLE,  $t_{R}$   $\leq$  6.0ns,  $Z_{O}$  = 500.  $^{2}\text{C}_{L}$  INCLUDES PROBE AND STRAY CAPACITANCE.

06284-013




Figure 15. Receiver Enable and Disable Times

I<sub>RO</sub> = 2.5mA

60

2.5

50

3.0

 $R_L = 54\Omega$ 

06284-024

06284-025

06284-026

75

3.5

85


#### 25 0.8 0.7 20 OUTPUT LOW VOLTAGE (V) 0.6 OUTPUT CURRENT (mA) 0.5 15 0.4 10 0.3 0.2 5 0.1 0 0 -40 06284-021 10 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 TEMPERATURE (°C) OUTPUT LOW VOLTAGE (V) Figure 16. Output Current vs. Receiver Output Low Voltage Figure 19. Receiver Output Low Voltage vs. Temperature -18 100 90 -16 80 -14 OUTPUT CURRENT (mA) OUTPUT CURRENT (mA) 70 -12 60 -10 50 -8 40 -6 30 -4 20 -2 10 0 0 06284-022 0.5 1.0 1.5 2.0 2.5 3.5 0.5 2.0 0 3.0 0 1.0 1.5 **OUTPUT HIGH VOLTAGE (V)** DIFFERENTIAL OUTPUT VOLTAGE (V) Figure 17. Output Current vs. Receiver Output High Voltage Figure 20. Driver Output Current vs. Differential Output Voltage 2.6 3.30 I<sub>RO</sub> = -1.5mA 2.5 DIFFERENTIAL OUTPUT VOLTAGE (V) 3.25 2.4 **OUTPUT HIGH VOLTAGE (V)** 2.3 3.20 2.2 2.1 3.15 2.0 3.10 1.9 1.8 3.05 1.7 1.6 └-\_50 3.00 -25 0 25 06284-023 -50 -25 0 25 50 75 TEMPERATURE (°C) TEMPERATURE (°C)


# **TYPICAL PERFORMANCE CHARACTERISTICS**

Figure 18. Receiver Output High Voltage vs. Temperature

Figure 21. Driver Differential Output Voltage vs. Temperature

Rev. A | Page 11 of 20








Figure 28. ADM3483E/ADM3488E Driver Propagation Delay

Figure 29. ADM3483E/ADM3488E Receiver Propagation Delay

# **CIRCUIT DESCRIPTION**

The ADM34xxE are low power transceivers for RS-485 and RS-422 communications. The ADM3483E/ADM3488E operate at data rates up to 250 kbps. The ADM3486E operates at data rates up to 2.5 Mbps, and the ADM3490E/ADM3491E transmit at up to 12 Mbps. The ADM3488E/ADM3490E/ADM3491E are full-duplex transceivers, and the ADM3483E/ADM3486E are half duplex. Driver enable (DE) and receiver enable ( $\overline{\text{RE}}$ ) pins are included on the ADM3483E/ADM3486E/ADM3491E. When disabled, the driver and receiver outputs are high impedance.

### DEVICES WITH RECEIVER/DRIVER ENABLE— ADM3483E/ADM3486E/ADM3491E

### Table 9. Transmitting Truth Table

Tran	smitting	Inputs	Transmit		
RE	DE	DI	<b>A</b> <sup>1</sup> , <b>Y</b> <sup>2</sup>	<b>B</b> <sup>1</sup> , <b>Z</b> <sup>2</sup>	Mode
Х3	1	1	1	0	Normal
Х3	1	0	0	1	Normal
0	0	X <sup>3</sup>	High-Z⁴	High-Z⁴	Normal
1	0	<b>X</b> <sup>3</sup>	High-Z⁴ High-Z⁴	High-Z⁴	Shutdown

<sup>1</sup> ADM3483E and ADM3486E only.

<sup>2</sup> ADM3491E only.

 $^{3}$  X = don't care.

<sup>4</sup> High-Z = high impedance.

### Table 10. Receiving Truth Table

	Rece	eiving	Inputs	<b>Receiving Output</b>	
RE	DE <sup>1</sup>	DE <sup>2</sup>	A – B	RO	Mode
0	0	Х3	≥ +0.2 V	1	Normal
0	0	Х3	$\leq -0.2 \text{ V}$	0	Normal
0	0	Х3	Inputs open	1	Normal
1	0	X <sup>3</sup>	X <sup>3</sup>	High-Z⁴	Shutdown

<sup>1</sup> ADM3483E and ADM3486E only.

<sup>2</sup> ADM3491E only.

 $^{3}$  X = don't care.

<sup>4</sup> High-Z = high impedance.

### DEVICES WITHOUT RECEIVER/DRIVER ENABLE— ADM3488E/ADM3490E

Table 11. Transmitting Truth Table

Transmitting Input		Transmitting Outputs		
DI	Z	Y		
1	0	1		
0	1	0		

### Table 12. Receiving Truth Table

Receiving Input	Receiving Output	
A – B	RO	
≥ +0.2 V	1	
$\leq -0.2 \text{ V}$	0	
Inputs open	1	

### LOW POWER SHUTDOWN MODE—ADM3483E/ ADM3486E/ADM3491E

The ADM3483E/ADM3486E/ADM3491E are put into a low power shutdown mode by bringing both  $\overline{\text{RE}}$  high and DE low. The devices do not shut down unless both the driver and the receiver are disabled (high impedance). In shutdown mode, the devices typically draw less than 1  $\mu$ A of supply current. For these devices, the t<sub>PSH</sub> and the t<sub>PSL</sub> enable times assume the part was in the low power shutdown mode; the t<sub>PZH</sub> and the t<sub>PZL</sub> enable times assume the receiver or the driver was disabled, but the part was not shut down.

## **DRIVER OUTPUT PROTECTION**

The ADM34xxE family implements two ways to prevent excessive output current and power dissipation caused by faults or by bus contention. A current limit on the output stage provides immediate protection against short circuits over the whole common-mode voltage range (see the Typical Performance Characteristics section). In addition, a thermal shutdown circuit forces the driver outputs into a high impedance state if the die temperature rises excessively.

### **PROPAGATION DELAY**

Figure 11, Figure 14, Figure 26, and Figure 27 show the typical propagation delays. Skew time is simply the difference between the low-to-high and the high-to-low propagation delays. Small driver/receiver skew times help maintain a symmetrical mark-space ratio (50% duty cycle).

The receiver skew time,  $|t_{PRHL} - t_{PRHL}|$ , is under 10 ns (20 ns for the ADM3483E/ADM3488E). The driver skew time is 8 ns for the ADM3490E/ADM3491E, 12 ns for the ADM3486E, and typically under 50 ns for the ADM3483E/ADM3488E.

### LINE LENGTH VS. DATA RATE

The RS-485/RS-422 standard covers line lengths up to 4000 feet. For line lengths greater than 4000 feet, Figure 34 illustrates an example of a line repeater.

### ±15 kV ESD PROTECTION

Two coupling methods are used for ESD testing: contact discharge and air-gap discharge. Contact discharge calls for a direct connection to the unit being tested. Airgap discharge uses a higher test voltage but does not make direct contact with the test unit. With air-gap discharge, the discharge gun is moved toward the unit under test, developing an arc across the air gap, therefore the term airgap discharge. This method is influenced by humidity, temperature, barometric pressure, distance, and rate of closure of the discharge gun. The contact discharge method, while less realistic, is more repeatable and is gaining acceptance and preference over the airgap method.

Although very little energy is contained within an ESD pulse, the extremely fast rise time, coupled with high voltages, can cause failures in unprotected semiconductors. Catastrophic destruction can occur immediately as a result of arcing or heating. Even if catastrophic failure does not occur immediately, the device can suffer from parametric degradation that can result in degraded performance. The cumulative effects of continuous exposure can eventually lead to complete failure.


Input/output lines are particularly vulnerable to ESD damage. Simply touching or connecting an input/output cable can result in a static discharge that can damage or completely destroy the interface product connected to the input/output port. It is extremely important, therefore, to have high levels of ESD protection on the input/output lines.

The ESD discharge can induce latch-up in the device under test, so it is important that ESD testing on the input/output pins be carried out while device power is applied. This type of testing is more representative of a real-world input/output discharge, which occurs when the equipment is operating normally.

The transmitter outputs and receiver inputs of the ADM34xxE family are characterized for protection to a  $\pm 15$  kV limit using the human body model.


### **HUMAN BODY MODEL**


Figure 30 shows the human body model and the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5 k $\Omega$  resistor.



### **TYPICAL APPLICATIONS**


The ADM3483E/ADM3486E/ADM3491E transceivers are designed for bidirectional data communications on multipoint bus transmission lines. The ADM3488E/ADM3490E full-duplex transceiver is designed to be used in a daisy-chain network topology or in a point-to-point application (see Figure 32). The ADM3483E/ADM3486E are half-duplex RS-485 transceivers that can be used in a multidrop bus configuration, as shown in Figure 31. The ADM3488E/ADM3490E/ADM3491E can also be used as a line repeater, for use with cable lengths longer than 4000 feet, as shown in Figure 34. To minimize reflections, the line must be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.









06284-019



NOTES 1. MAXIMUM NUMBER OF NODES: 32. 2. R, IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

Figure 33. ADM3491E Full-Duplex RS-485 Network





# **OUTLINE DIMENSIONS**




Figure 36. 14-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

	Temperature			
Model	Range	Package Description	Package Option	Ordering Quantity
ADM3483EARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM3483EARZ-REEL71	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	1,000
ADM3486EARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM3486EARZ-REEL71	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	1,000
ADM3488EARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM3488EARZ-REEL7 <sup>1</sup>	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	1,000
ADM3490EARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	
ADM3490EARZ-REEL71	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8	1,000
ADM3491EARZ <sup>1</sup>	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14	
ADM3491EARZ-REEL7 <sup>1</sup>	–40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14	1,000

 $^{1}$  Z = Pb-free part.

# NOTES

# NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06284-0-10/06(A)



www.analog.com

Rev. A | Page 20 of 20

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: ADM3486EARZ ADM3486EARZ-REEL7