


High Voltage Ceramic Capacitor - JYC

1.STANDARD RATINGS

	CAP	R.V	Material	Tol.	D	Т	Р	LL	d
P/N				±	Max	Max	±1	Min	±0.05
	(pF)	(KV)		(%)		(mm)			
JYC4C331KCT080000B	330	15	Y5T	10	8	7	7.5	16	0.7
JYC4C681KDT115000B	680	15	Y5T	10	11.5	7	10	16	0.7
JYC4C221KCT070000B	220	15	Y5T	10	7	7	7.5	16	0.7

2.Dimension:(mm)



3. E	3. Electrical characteristics								
NO	Item	Specification	Testing Method						
1	Temperature range		-25℃~85℃						
2	Appearance	No marked defect on appearance form	Visually inspected						
3	Marking	To be easily legible	Visually inspected						
4	Capacitance	Within specified tolerance	Y5T:The capacitance and						
5	(D.F.) Dissipation Factor	Y5T:D.F.≤2.5%	dissipation factor should be measured at 25°C with 1±0.1KHz and AC1.0V(r.m.s.)						
6	(I.R.) Insulation Resistance	Y5T: CR≤25nF,≥4000MΩ CR>25nF, Rj·CR≥100s Note: "s" for the time constant, that is, insulation resistance times the capacitance, in units of seconds, also known as megohm micro method.	The insulation resistance should be measured with DC500V within 60±5 sec of charging. Charge/Discharge current ≤50mA						
7	(T.V.) Voltage proof	Requirements: during the trials capacitor should be no breakdown or fly arc.	Test conditions: The spec provides the following capacitor voltage is applied between the terminations for the identification of the approval and periodic tests applied voltage time 1min, quality and consistency of the batch test for the applied voltage time 2s. Following table provides an applied voltage; charge current should not exceed 0.05A. Set 0.50mA leakage current. Rated voltage (UR) 1000V≤UR<15KV Applied voltage (VDC) 1.5UR Note: if the customer has special requirements or the size of special specifications, then according to customer special requirements for testing						

Tel: (852)2790 5091 Fax: (852)8169 8283



High Voltage Ceramic Capacitor - JYC

NO	Ite	em	Specification	Testing Method						
	Temperature Characteristics		Char. Capacitance Change	The capacitance measurement should be made at each step specified in Table 3.						
8			Y5T +22/-33%	Step	1	2	3	4	5	
			Temp. range: -25 \sim +85 $^{\circ}$ C	Temperature°C	20 ±2	-25 ±2	20 ±2	85 ±2	20 2	
9	Solderabilit	ty of Leads	Lead wire should be soldered with uniform coating on the axial direction over 3/4 of the circumferential direction.	The lead wire of a capacitor should be dipped into molten solder for 2±0.5 sec. The depth of immersion is up to about 1.5 to 2.0mm from the root of lead Temp. of solder: Lead Free Solder (Sn-2Ag-0.5Cu) 260±5°C.						
		Appearance	No marked defect	As in figure , the	lead w	vires s	nould b	e imme	rsed in	
10	Soldering Effect	Capacitance Change	Y5T:±15%	solder of 260±5°C up to 1.5 to 2.0mm from the root of terminal for 10.0±0.5sec. Thermal screen Molten solder					om the	
11	Robustness of Terminations	Pull		As shown in the f capacitor and ap each lead wire capacitor up to as	ply a e in th	tensile 1e radi	weigh al dire	nt gradi ction of	ually to the	
		of	Lead wire should not be cut off. Capacitor should not be broken.	$\begin{array}{c cccc} Diameter(mm) & Minimum tension (N) \\ 0.35 < d \leq 0.5 & 5 \pm 10\% \\ 0.5 < d \leq 0.8 & 10 \pm 10\% \\ 0.8 < d \leq 1.25 & 20 \pm 10\% \\ \end{array}$ Each lead wire should be subjected to 5N weight and then a 90° bend, at the point of egress, in or direction, return to original position, and then apply a 90° bend in the opposite direction at the rate of one bend in 2 to 3 sec. For a cycle, a tot of 22 cycles $\begin{array}{c ccccccccccccccccccccccccccccccccccc$						



<u>www.jbcapacitors.hk</u> Tel: (852)2790 5091 Fax: (852)8169 8283



High Voltage Ceramic Capacitor - JYC

NO	Item		Specification	Testing Method					
		Appearance	No marked defect.	Capacitors should be tested in the order shown in the following table (for one cycle) for five consecutive cycles.					
		Capacitance Change	Y5T:C/C≤15%						
		D.F.	Y5T: tanδ≤7%	Step	Temperature (°C)	Time (min)			
12 chan	Rapid changes in temperature	IR		1 2 3 4	-25 +25 +85 +25	30 3 30 3			
			Y5T: Ri≥1000MΩor Ri·CR≥25s, Whichever is smaller.	[Pre-treatment]: Capacitor should be stored at 85±2°C for 1 hr., then placed at room condition for 24±2 hrs. [Post-treatment]: Capacitor should be stored for 24±2 hrs. at room condition.					
		Appearance	No marked defect.	Test conditions:					
4.0	G. I	Capacitance Change	Y5T:C/C≤15%	half of the sample to impose UR, the other half is not the applied voltage, charge current					
13	13 Steady	D.F.	Y5T: tanδ≤7%	2) Temperature: 40 ± 2 °C; relative humidi					
		IR	Y5T:Ri≥1000MΩ or Ri·CR≥25s,Whichever is smaller.	95± 2%. 3)continued 500h +24 /-0h.					
		Appearance	No marked defect.	Test conditions:					
		Capacitance Change	Y5T: C/C≤20%	1)temperature: the upper category					
		D.F.	Y5T:tanδ≤7%	temperature. 2)Voltage: 2 type ceramic 1.5UR.					
14	Durability			Charge current should not exceed 50mA. 3)Duration: 1000h +48 /-24h.					
		IR	Y5T:Ri≥2000MΩ or	[Post-processing test]:					
			Ri·CR≥50s,Whichever is smaller.	n the standard atmospheric conditions at least					
				24 hours after recovery, measuring electrical					
				properties.					

E-mail: info@jbcapacitors.com Tel: (852)2790 5091 Fax: (852)8169 8283