


High Voltage Ceramic Capacitor - JYC

1. STANDARD RATINGS

P/N	CAP (pF)	R.V (KV)	Material	Tol.	D	T	P	LL	d
				± (%)	Max	Max	±1 (mm)	Min	±0.05
JYC4C331KCT080000B	330	15	Y5T	10	8	7	7.5	16	0.7
JYC4C681KDT115000B	680	15	Y5T	10	11.5	7	10	16	0.7
JYC4C221KCT070000B	220	15	Y5T	10	7	7	7.5	16	0.7

2. Dimension: (mm)



3. Electrical characteristics

NO	Item	Specification	Testing Method				
1	Temperature range		-25°C~85°C				
2	Appearance	No marked defect on appearance form	Visually inspected				
3	Marking	To be easily legible	Visually inspected				
4	Capacitance	Within specified tolerance					
5	(D.F.) Dissipation Factor	Y5T:D.F.≤2.5%	Y5T:The capacitance and dissipation factor should be measured at 25°C with 1±0.1KHz and AC1.0V(r.m.s.)				
6	(I.R.) Insulation Resistance	Y5T: CR≤25nF, ≥4000MΩ CR>25nF, Rj·CR≥100s Note: "s" for the time constant, that is, insulation resistance times the capacitance, in units of seconds, also known as megohm micro method.	The insulation resistance should be measured with DC500V within 60±5 sec of charging. Charge/Discharge current ≤50mA				
7	(T.V.) Voltage proof	Requirements: during the trials capacitor should be no breakdown or fly arc.	<p>Test conditions: The spec provides the following capacitor voltage is applied between the terminations for the identification of the approval and periodic tests applied voltage time 1min, quality and consistency of the batch test for the applied voltage time 2s.</p> <p>Following table provides an applied voltage; charge current should not exceed 0.05A. Set 0.50mA leakage current.</p> <table border="1"> <tr> <td>Rated voltage (UR)</td> <td>1000V≤UR<15KV</td> </tr> <tr> <td>Applied voltage (VDC)</td> <td>1.5UR</td> </tr> </table> <p>Note: if the customer has special requirements or the size of special specifications, then according to customer special requirements or special requirements for testing</p>	Rated voltage (UR)	1000V≤UR<15KV	Applied voltage (VDC)	1.5UR
Rated voltage (UR)	1000V≤UR<15KV						
Applied voltage (VDC)	1.5UR						

High Voltage Ceramic Capacitor - JYC

NO	Item	Specification	Testing Method																
8	Temperature Characteristics	<table border="1"> <tr> <th>Char.</th> <th>Capacitance Change</th> </tr> <tr> <td>Y5T</td> <td>+22/-33%</td> </tr> </table> Temp. range: -25 ~ +85°C	Char.	Capacitance Change	Y5T	+22/-33%	The capacitance measurement should be made at each step specified in Table 3. <table border="1"> <tr> <th>Step</th> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>5</th> </tr> <tr> <td>Temperature°C</td> <td>20 ±2</td> <td>-25 ±2</td> <td>20 ±2</td> <td>85 ±2</td> <td>20 ±2</td> </tr> </table>	Step	1	2	3	4	5	Temperature°C	20 ±2	-25 ±2	20 ±2	85 ±2	20 ±2
Char.	Capacitance Change																		
Y5T	+22/-33%																		
Step	1	2	3	4	5														
Temperature°C	20 ±2	-25 ±2	20 ±2	85 ±2	20 ±2														
9	Solderability of Leads	Lead wire should be soldered with uniform coating on the axial direction over 3/4 of the circumferential direction.	The lead wire of a capacitor should be dipped into molten solder for 2±0.5 sec. The depth of immersion is up to about 1.5 to 2.0mm from the root of lead Temp. of solder: Lead Free Solder (Sn-2Ag-0.5Cu) 260±5°C.																
10	Soldering Effect	Appearance	No marked defect																
		Capacitance Change	Y5T: ±15%																
			As in figure, the lead wires should be immersed in solder of 260±5°C up to 1.5 to 2.0mm from the root of terminal for 10.0±0.5sec.																
11	Robustness of Terminations	Pull	As shown in the figure at right, fix the body of the capacitor and apply a tensile weight gradually to each lead wire in the radial direction of the capacitor up to as follows and keep it for 10±1sec.																
		Bending	<table border="1"> <tr> <th>Diameter(mm)</th> <th>Minimum tension (N)</th> </tr> <tr> <td>0.35 < d ≤ 0.5</td> <td>5 ± 10%</td> </tr> <tr> <td>0.5 < d ≤ 0.8</td> <td>10 ± 10%</td> </tr> <tr> <td>0.8 < d ≤ 1.25</td> <td>20 ± 10%</td> </tr> </table> <p>Each lead wire should be subjected to 5N weight and then a 90° bend, at the point of egress, in one direction, return to original position, and then apply a 90° bend in the opposite direction at the rate of one bend in 2 to 3 sec. For a cycle, a total of 22 cycles</p> <table border="1"> <tr> <th>Diameter(mm)</th> <th>Minimum tension (N)</th> </tr> <tr> <td>0.35 < d ≤ 0.5</td> <td>2.5 ± 10%</td> </tr> <tr> <td>0.5 < d ≤ 0.8</td> <td>5 ± 10%</td> </tr> <tr> <td>0.8 < d ≤ 1.25</td> <td>10 ± 10%</td> </tr> </table>	Diameter(mm)	Minimum tension (N)	0.35 < d ≤ 0.5	5 ± 10%	0.5 < d ≤ 0.8	10 ± 10%	0.8 < d ≤ 1.25	20 ± 10%	Diameter(mm)	Minimum tension (N)	0.35 < d ≤ 0.5	2.5 ± 10%	0.5 < d ≤ 0.8	5 ± 10%	0.8 < d ≤ 1.25	10 ± 10%
Diameter(mm)	Minimum tension (N)																		
0.35 < d ≤ 0.5	5 ± 10%																		
0.5 < d ≤ 0.8	10 ± 10%																		
0.8 < d ≤ 1.25	20 ± 10%																		
Diameter(mm)	Minimum tension (N)																		
0.35 < d ≤ 0.5	2.5 ± 10%																		
0.5 < d ≤ 0.8	5 ± 10%																		
0.8 < d ≤ 1.25	10 ± 10%																		

High Voltage Ceramic Capacitor - JYC

NO	Item	Specification	Testing Method															
12	Rapid changes in temperature	Appearance	Capacitors should be tested in the order shown in the following table (for one cycle) for five consecutive cycles. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>Step</th> <th>Temperature (°C)</th> <th>Time (min)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>-25</td> <td>30</td> </tr> <tr> <td>2</td> <td>+25</td> <td>3</td> </tr> <tr> <td>3</td> <td>+85</td> <td>30</td> </tr> <tr> <td>4</td> <td>+25</td> <td>3</td> </tr> </tbody> </table> [Pre-treatment]: Capacitor should be stored at 85±2°C for 1 hr., then placed at room condition for 24±2 hrs. [Post-treatment]: Capacitor should be stored for 24±2 hrs. at room condition.	Step	Temperature (°C)	Time (min)	1	-25	30	2	+25	3	3	+85	30	4	+25	3
		Step		Temperature (°C)	Time (min)													
		1		-25	30													
		2		+25	3													
3	+85	30																
4	+25	3																
Capacitance Change	Y5T:C/C≤15%																	
D.F.	Y5T: tanδ≤7%																	
IR	Y5T: Ri≥1000MΩ or Ri·CR≥25s, Whichever is smaller.																	
13	Steady	Appearance	Test conditions: 1) half of the sample to impose UR, the other half is not the applied voltage, charge current 2) Temperature: 40 ± 2 °C; relative humidity: 95± 2%. 3)continued 500h +24 /-0h.															
		Capacitance Change		Y5T:C/C≤15%														
		D.F.		Y5T: tanδ≤7%														
		IR		Y5T:Ri≥1000MΩ or Ri·CR≥25s,Whichever is smaller.														
14	Durability	Appearance	Test conditions: 1)temperature: the upper category temperature. 2)Voltage: 2 type ceramic 1.5UR. Charge current should not exceed 50mA. 3)Duration: 1000h +48 /-24h. [Post-processing test]: n the standard atmospheric conditions at least 24 hours after recovery, measuring electrical properties.															
		Capacitance Change		Y5T: C/C≤20%														
		D.F.		Y5T:tanδ≤7%														
		IR		Y5T:Ri≥2000MΩ or Ri·CR≥50s,Whichever is smaller.														