

TPS256x Dual Channel Precision Adjustable Current-limited Power Switches

1 Features

- Two separate current limiting channels
- Meets USB current-limiting requirements
- Adjustable current limit: 250 mA to 2.8 A (typ)
- ± 7.5% current-limit accuracy at 2.8 A
- Fast overcurrent response: 3.5 µs (typ)
- Two 44-mΩ high-side MOSFETs
- Operating range: 2.5 V to 6.5 V
- 2-µA maximum standby supply current
- Built-in soft-start
- 15-kV, 8-kV system-level ESD capable
- UL listed: file no. E169910
- CB and Nemko certified

2 Applications

- USB ports, hubs
- Digital TVs
- Set-top boxes
- VOIP phones

3 Description


The TPS2560 and TPS2561 (TPS256x) are dualchannel power-distribution switches intended for applications where precision current limiting is required or heavy capacitive loads and short circuits encountered. These devices offer programmable current-limit threshold between 250 mA and 2.8 A (typ) per channel through an external resistor. The power-switch rise and fall times are controlled to minimize current surges during turn on and off.

Each channel of the TPS256x devices limit the output current to a safe level by switching into a constantcurrent mode when the output load exceeds the current-limit threshold. The FAULTx logic output for each channel independently asserts low during overcurrent and overtemperature conditions.

Device Information (1)

PART NUMBER		PACKAGE	BODY SIZE (NOM)	
	TPS2560, TPS2561	VSON (10)	3.00 mm × 3.00 mm	

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Diagram




Table of Contents


NOTE: Page numbers for previous revisions in Changes from Revision B (December 2015) Updated the numbering format for tables, field the Added OUTx parameter to Absolute Maxim Changes from Revision A (February 2012) for Added ESD Ratings table, Feature Descript Implementation section, Power Supply Red Documentation Support section, and Mechanges from Revision * (December 2009)	to Revision Revision Revision section commenda ranical, Parato Revision Rev	on C (October 2020) cross-references throughout the document	Page
NOTE: Page numbers for previous revisions in Changes from Revision B (December 2015) Updated the numbering format for tables, for Added OUTx parameter to Absolute Maxim Changes from Revision A (February 2012) to Added ESD Ratings table, Feature Descript Implementation section, Power Supply Red	to Revision Rating to Revision Section Section	on C (October 2020) cross-references throughout the document	1 4 Page
 Changes from Revision B (December 2015) Updated the numbering format for tables, for Added OUTx parameter to Absolute Maxim Changes from Revision A (February 2012) 	to Revisi igures and num Rating to Revisio	on C (October 2020) cross-references throughout the document s table	4
NOTE: Page numbers for previous revisions notes from Revision B (December 2015) - Updated the numbering format for tables, for the second sec	to Revisi igures and	on C (October 2020) cross-references throughout the document	1
NOTE: Page numbers for previous revisions notes from Revision B (December 2015) - Updated the numbering format for tables, for the second sec	to Revisi igures and	on C (October 2020) cross-references throughout the document	1
NOTE: Page numbers for previous revisions n	•	. •	Page
	nay differ f	rom page numbers in the current version.	
9.1 Overview	10	Information	21
9 Detailed Description		13 Mechanical, Packaging, and Orderable	
8 Parameter Measurement Information		12.5 Glossary	
7.7 Dissipation Ratings		12.4 Electrostatic Discharge Caution	
7.6 Electrical Characteristics7.7 Dissipation Ratings		12.2 Support Resources	
7.5 Thermal Information		12.1 Receiving Notification of Documentation Upda	
7.4 Recommended Operating Conditions		12 Device and Documentation Support	
7.3 ESD Ratings: Surge		11.2 Layout Example	
7.2 ESD Ratings		11.1 Layout Guidelines	
7.1 Absolute Maximum Ratings	4	11 Layout	
7 Specifications		Bus-Powered Functions	18
6 Pin Configuration and Functions		10.2 Low-Power Bus-Powered and High-Power	
5 Device Comparison Table		10.1 Self-Powered and Bus-Powered Hubs	
		10 Power Supply Recommendations	
4 Revision History	1	9.4 Device Functional Modes	
3 Description		9.3 Feature Description	
		9.2 Functional Block Diagram	



5 Device Comparison Table



6 Pin Configuration and Functions



DRC Package, 10-Pin VSON, Top View

Table 6-1. Pin Functions

	PIN		I/O	DESCRIPTION
NAME	TPS2560	TPS2561	1/0	DESCRIPTION
EN1	4	_	I	Enable input, logic low turns on channel one power switch.
EN1	_	4	I	Enable input, logic high turns on channel one power switch.
EN2	5	_	I	Enable input, logic low turns on channel two power switch.
EN2	_	5	I	Enable input, logic high turns on channel two power switch.
GND	1	1	_	Ground connection; connect externally to the thermal pad.
IN	2, 3	2, 3	I	Input voltage; connect a 0.1 µF or greater ceramic capacitor from IN to GND as close to the IC as possible.
FAULT1	10	10	0	Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel one.
FAULT2	6	6	0	Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel two.
OUT1	9	9	0	Power-switch output for channel one.
OUT2	8	8	0	Power-switch output for channel two.
ILIM	7	7	0	External resistor used to set current-limit threshold; recommended 20 k Ω \leq R _{ILIM} \leq 187 k Ω .
Thermal pad	PAD	PAD	_	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect the thermal pad to GND pin externally.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
	Voltage on IN, ENx or ENx, ILIM, FAULTx	-0.3	7	V
	OUTx	-0.8	7	V
	Voltage from IN to OUTx	-7	7	V
	Continuous output current	Internal	ly limited	_
	Continuous total power dissipation	See Dissipa	ation Ratings	_
	Continuous FAULTx sink current		25	mA
	ILIM source current	Internal	ly limited	_
TJ	Maximum junction temperature	-40	OTSD2 ⁽³⁾	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under the Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) Voltages are referenced to GND unless otherwise noted.
- (3) Ambient over temperature shutdown threshold.

7.2 ESD Ratings

				VALUE	UNIT
		Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
((ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings: Surge

			VALUE	UNIT
V	Electrostatic	IEC 61000-4-2 contact discharge ⁽¹⁾	±8000	
V _(ESD)	discharge	IEC 61000-4-2 air-gap discharge ⁽¹⁾	±15000	, v

⁽¹⁾ Surges per EN61000-4-2. 1999 applied to output terminals of EVM. These are passing test levels, not failure threshold.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	2.5	6.5	V
V _{ENx}	TPS2560 enable voltage	0	6.5	V
V _{ENx}	TPS2561 enable voltage	0	6.5	V
V _{IH}	High-level input voltage on ENx or ENx	1.1		V
V _{IL}	Low-level input voltage on ENx or ENx		0.66	V
I _{OUTx}	Continuous output current per channel	0	2.5	Α
	Continuous FAULTx sink current	0	10	mA
R _{ILIM}	Recommended resistor limit	20	187	kΩ
TJ	Operating junction temperature	-40	125	°C

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



7.5 Thermal Information

		TPS256x	
	THERMAL METRIC ⁽¹⁾	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	66.2	°C/W
R _{0JB}	Junction-to-board thermal resistance	22.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	22.6	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	4.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Electrical Characteristics

over recommended operating conditions, $V_{/ENx} = 0 V$, or $V_{ENx} = V_{IN}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
POWER	SWITCH			•		•	
	Static drain-source on-state resistance per	T _J = 25 °C			44	50	mΩ
r _{DS(on)}	channel, IN to OUTx	–40 °C ≤ T _J ≤ 125 °C				70	11122
+	Rise time, output	$C_{Lx} = 1 \mu F, R_{Lx} = 100 \Omega$	V _{IN} = 6.5 V	2	3	4	ms
t _r	Rise time, output	(see Figure 8-1)	V _{IN} = 2.5 V	1	2	3	1115
4.	Fall time, output	$C_{Lx} = 1 \mu F, R_{Lx} = 100 \Omega$	V _{IN} = 6.5 V	0.6	0.8	1.0	ms
t _f	Fail time, output	(see Figure 8-1)	V _{IN} = 2.5 V	0.4	0.6	0.8	1115
ENABL	E INPUT, EN OR EN			·			
	Enable pin turn on/off threshold			0.66		1.1	V
	Hysteresis				55 ⁽²⁾		mV
I _{EN}	Input current	V _{ENx} = 0 V or 6.5 V, V _{/ENx} = 0) V or 6.5 V	-0.5		0.5	μΑ
t _{on}	Turnon time	$-C_{l.x} = 1 \mu F, R_{l.x} = 100 \Omega, (see$	Figure 9 1)			9	ms
t _{off}	Turnoff time	$ C_{LX} = 1 \mu F, K_{LX} = 100 \Omega, (See$	e rigule 6-1)			6	ms
CURRE	NT LIMIT			·			
	Current-limit threshold per channel (Maximum	R _{ILIM} = 20 kΩ		2590	2800	3005	
los	DC output current I _{OUTx} delivered to load) and	$R_{ILIM} = 61.9 \text{ k}\Omega$		800	900	1005	mA
	Short-circuit current, OUTx connected to GND	R _{ILIM} = 100 kΩ		470	560	645	
t _{IOS}	Response time to short circuit	V _{IN} = 5.0 V, (see Figure 8-2)			3.5 ⁽²⁾		μs

7.6 Electrical Characteristics (continued)

over recommended operating conditions, $V_{IFNx} = 0 \text{ V}$, or $V_{FNx} = V_{IN}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						
I _{IN_off}	Supply current, low-level output	V _{IN} = 6.5 V, no load on OUTx, V _{ENx} = 6.5 V or V _{ENx} = 0 V			0.1	2.0	μΑ
1	Supply current, high-level output	V _{IN} = 6.5 V, no load on OUT	R _{ILIM} = 20 kΩ		100	125	μΑ
I _{IN_on}	Supply current, high-level output	VIN - 0.5 V, 110 10ad 011 001	R _{ILIM} = 100 kΩ		85	110	μA
I _{REV}	Reverse leakage current	V _{OUTx} = 6.5 V, V _{IN} = 0 V	T _J = 25°C		0.01	1.0	μA
UNDER	OLTAGE LOCKOUT						
UVLO	Low-level input voltage, IN	V _{IN} rising			2.35	2.45	V
	Hysteresis, IN	T _J = 25°C			35		mV
FAULTx	FLAG						
V _{OL}	Output low voltage, FAULTx	I _{FAULTx} = 1 mA				180	mV
	Off-state leakage	V _{FAULTx} = 6.5 V				1	μA
	FAULTx deglitch	FAULTx assertion or de-asserticondition	on due to overcurrent	6	9	13	ms
THERM	THERMAL SHUTDOWN						
OTSD2	Thermal shutdown threshold			155			°C
OTSD	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				20 ⁽²⁾		°C

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

7.7 Dissipation Ratings

BOARD	PACKAGE	THERMAL RESISTANCE ⁽²⁾ R _{θJA}	THERMAL RESISTANCE R _{0JC}	T _A ≤ 25°C POWER RATING
High-K ⁽¹⁾	DRC	41.6 °C/W	10.7 °C/W	2403 mW

⁽¹⁾ The JEDEC high-K (2s2p) board used to derive this data was a 3-in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

(2) Mounting per the PowerPADTM Thermally Enhanced Package application report.


Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated


⁽²⁾ These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product warranty.



7.8 Typical Characteristics











Figure 7-7. I_{IN} – Supply Current, Output Enabled – μA

Figure 7-8. I_{IN} – Supply Current, Output Enabled – μA






Figure 7-9. MOSFET $r_{DS(on)}$ vs Junction Temperature

Figure 7-10. Switch Current vs Drain-Source Voltage Across Switch




Figure 7-11. Switch Current vs Drain-Source Voltage Across Switch



8 Parameter Measurement Information




Figure 8-1. Test Circuit and Voltage Waveforms




Figure 8-2. Response Time to Short Circuit Waveform





Figure 8-3. Output Voltage vs Current-Limit Threshold

9 Detailed Description

9.1 Overview

The TPS256x is a dual-channel, current-limited power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit threshold between 250 mA and 2.8 A (typ) per channel via an external resistor. This device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFETs. The charge pump supplies power to the driver circuit for each channel and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. Each channel of the TPS256x limits the output current to the programmed current-limit threshold I_{OS} during an overcurrent or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to I_{OS} reduces the output voltage at OUTx because the N-channel MOSFET is no longer fully enhanced.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Overcurrent Conditions

The TPS256x responds to overcurrent conditions by limiting the output current per channel to I_{OS}. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS256x ramps the output current to I_{OS} . The TPS256x devices will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see Figure 8-2). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and ramps the output current to I_{OS} . Similar to the previous

case, the TPS256x will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The TPS256x thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS256x cycles on/off until the overload is removed (see Figure 7-4).

9.3.2 FAULTx Response

The FAULTx open-drain outputs are asserted (active low) on an individual channel during an overcurrent or overtemperature condition. The TPS256x asserts the FAULTx signal until the fault condition is removed and the device resumes normal operation on that channel. The TPS256x is designed to eliminate false FAULTx reporting by using an internal delay "deglitch" circuit (9-ms typ) for overcurrent conditions without the need for external circuitry. This ensures that FAULTx is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limited induced fault conditions. The FAULTx signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turn on. This unidrectional deglitch prevents FAULTx oscillation during an overtemperature event.

9.3.3 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

9.3.4 Enable (ENx or ENx)

The logic enables control the power switches and device supply current. The supply current is reduced to less than 2- μ A when a logic high is present on \overline{ENx} or when a logic low is present on ENx. A logic low input on \overline{ENx} or a logic high input on ENx enables the driver, control circuits, and power switches. The enable inputs are compatible with both TTL and CMOS logic levels.

9.3.5 Thermal Sense

The TPS256x self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. Each channel of the TPS256x operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across the power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the individual power switch channel when the die temperature exceeds 135°C (min) and the channel is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS256x also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off both power switch channels when the die temperature exceeds 155°C (min) regardless of whether the power switch channels are in current limit and will turn on the power switches after the device has cooled approximately 20°C. The TPS256x continues to cycle off and on until the fault is removed.

9.4 Device Functional Modes

There are no other functional modes.

Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Auto-Retry Functionality

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor. During a fault condition, $\overline{\text{FAULTx}}$ pulls ENx low disabling the part. The part is disabled when ENx is pulled below the turn-off threshold, and $\overline{\text{FAULTx}}$ goes high impedance allowing C_{RETRY} to begin charging. The part re-enables when the voltage on ENx reaches the turn-on threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.




Figure 10-1. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The figure below shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




Figure 10-2. Auto-Retry Functionality With External EN Signal

10.1.2 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. Figure 10-3 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed *Programming the Current-Limit Threshold* section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

Note

ILIM should never be driven directly with an external signal.




Figure 10-3. Two-Level Current-Limit Circuit

10.2 Typical Application




Figure 10-4. Typical Application Circuit

10.2.1 Design Requirements

See the design parameters in Table 10-1.

Table 10-1. Design Parameters

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	2000 mA
Below a minimum current limit	1000 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.1µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply.

Output capacitance is not required, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

10.2.2.2 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor, R $_{ILIM}$. R $_{ILIM}$ sets the current-limit threshold for both channels. The TPS256x use an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R $_{ILIM}$ is 20 k Ω \leq R $_{ILIM}$ \leq 187 k Ω to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R $_{ILIM}$. The following equations calculates the resulting overcurrent threshold for a given external resistor value (R $_{ILIM}$). The traces routing the R $_{ILIM}$ resistor to the TPS256x should be as short as possible to reduce parasitic effects on the current-limit accuracy.




Figure 10-5. Current-Limit Threshold vs R_{ILIM}

R_{IIM} - Current Limit Resistor - kΩ

100

110

120

0

20

30

40

10.2.2.3 Application 1: Designing Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 2 A must be delivered to the load so that the minimum desired current-limit threshold is 2000 mA. Use the I $_{OS}$ equations and Figure 10-5 to select R_{ILIM} .

$$\begin{split} I_{OSmin}(mA) &= 2000mA \\ I_{OSmin}(mA) &= \frac{61200V}{R_{ILIM}^{1.056}k\Omega} \\ R_{ILIM}(k\Omega) &= \left(\frac{61200V}{I_{OSmin}mA}\right)^{\frac{1}{1.056}} \\ R_{ILIM}(k\Omega) &= 25.52k\Omega \end{split}$$

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 25.5 k Ω . This sets the minimum current-limit threshold at 2 A . Use the I_{OS} equations, Figure 10-5, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

$$\begin{split} R_{\text{ILIM}}(k\Omega) &= 25.5 k\Omega \\ I_{\text{OSmax}}(\text{mA}) &= \frac{52850 \text{V}}{R_{\text{ILIM}}^{0.957} k\Omega} \\ I_{\text{OSmax}}(\text{mA}) &= \frac{52850 \text{V}}{25.5^{0.957} k\Omega} \\ I_{\text{OSmax}}(\text{mA}) &= 2382 \text{mA} \end{split}$$

The resulting maximum current-limit threshold is 2382 mA with a 25.5-k Ω resistor.

10.2.2.4 Application 2: Designing Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 1000 mA to protect an up-stream power supply. Use the I_{OS} equations and Figure 10-5 to select R_{ILIM} .

$$\begin{split} I_{OSmax}(mA) &= 1000mA \\ I_{OSmax}(mA) &= \frac{52850V}{R_{ILIM}^{0.957}k\Omega} \\ R_{ILIM}(k\Omega) &= \left(\frac{52850V}{I_{OSmax}mA}\right)^{\frac{1}{0.957}} \\ R_{ILIM}(k\Omega) &= 63.16k\Omega \end{split}$$

Select the closest 1% resistor greater than the calculated value: R_{ILIM} = 63.4 k Ω . This sets the maximum current-limit threshold at 1000 mA . Use the I_{OS} equations, Figure 10-5, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$R_{ILIM}(k\Omega) = 63.4k\Omega$$

$$I_{OSmin}(mA) = \frac{61200V}{R_{ILIM}^{1.056}k\Omega}$$

$$I_{OSmin}(mA) = \frac{61200V}{63.4^{1.056}k\Omega}$$

$$I_{OSmin}(mA) = 765mA$$
(5)

The resulting minimum current-limit threshold is 765 mA with a 63.4 k Ω resistor.

10.2.2.5 Accounting for Resistor Tolerance

The previous sections described the selection of R_{ILIM} given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS256x performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, e.g. 0.5% or 0.1%, when precision current limiting is desired.

Table 10-2. Common RILIM Resistor Selections


Table 10 21 Common Religion Coloctions												
DESIRED NOMINAL	IDEAL	CLOSEST 1%	1% LOW RESISTOR	1% HIGH RESISTOR	IOS ACTUAL LIMITS							
CURRENT LIMIT	RESISTOR	RESISTOR	TOLERANCE	TOLERANCE	MIN	NOM	MAX	UNIT				
300 mA	186.7 kΩ	187 kΩ	185.1 kΩ	188.9 kΩ	241.6	299.5	357.3	mA				
400 mA	140.0 kΩ	140 kΩ	138.6 kΩ	141.4 kΩ	328.0	400.0	471.4	mA				
600 mA	93.3 kΩ	93.1 kΩ	92.2 kΩ	94.0 kΩ	504.6	601.5	696.5	mA				
800 mA	70.0 kΩ	69.8 kΩ	69.1 kΩ	70.5 kΩ	684.0	802.3	917.6	mA				
1000 mA	56.0 kΩ	56.2 kΩ	55.6 kΩ	56.8 kΩ	859.9	996.4	1129.1	mA				
1200 mA	46.7 kΩ	46.4 kΩ	45.9 kΩ	46.9 kΩ	1052.8	1206.9	1356.3	mA				
1400 mA	40.0 kΩ	40.2 kΩ	39.8 kΩ	40.6 kΩ	1225.0	1393.0	1555.9	mA				
1600 mA	35.0 kΩ	34.8 kΩ	34.5 kΩ	35.1 kΩ	1426.5	1609.2	1786.2	mA				
1800 mA	31.1 kΩ	30.9 kΩ	30.6 kΩ	31.2 kΩ	1617.3	1812.3	2001.4	mA				
2000 mA	28.0 kΩ	28 kΩ	27.7 kΩ	28.3 kΩ	1794.7	2000.0	2199.3	mA				
2200 mA	25.5 kΩ	25.5 kΩ	25.2 kΩ	25.8 kΩ	1981.0	2196.1	2405.3	mA				
2400 mA	23.3 kΩ	23.2 kΩ	23.0 kΩ	23.4 kΩ	2188.9	2413.8	2633.0	mA				
2600 mA	21.5 kΩ	21.5 kΩ	21.3 kΩ	21.7 kΩ	2372.1	2604.7	2831.9	mA				
2800 mA	20.0 kΩ	20 kΩ	19.8 kΩ	20.2 kΩ	2560.4	2800.0	3034.8	mA				

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



10.2.3 Application Curves



10 Power Supply Recommendations 10.1 Self-Powered and Bus-Powered Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs. A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

10.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting.



11 Layout

11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a lowinductance trace
- Place a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin is recommended when large transient currents are expected on the output
- The traces routing the RILIM resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy
- The thermal pad should be directly connected to PCB ground plane using wide and short copper trace

11.1.1 Power Dissipation

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated with Equation 6. This step calculates the total power dissipation of the N-channel MOSFET.

$$P_{D} = (R_{DS(on)} \times I_{OUT1}^{2}) + (R_{DS(on)} \times I_{OUT2}^{2})$$
(6)

where

- P_D = Total power dissipation (W)
- $r_{DS(on)}$ = Power switch on-resistance of one channel (Ω)
- I_{OUTx} = Maximum current-limit threshold set by R_{ILIM}(A)

Finally, calculate the junction temperature with Equation 7.

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A} \tag{7}$$

where

- T_A = Ambient temperature (°C)
- R_{θ,JA} = Thermal resistance (°C/W)
- P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance $R_{\theta JA}$, and thermal resistance is highly dependent on the individual package and board layout. The *Dissipation Ratings* table provides example thermal resistances for specific packages and board layouts.

11.2 Layout Example




Figure 11-1. Layout Recommendation

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2560DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2560	Samples
TPS2560DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2560	Samples
TPS2561DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2561	Samples
TPS2561DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2561	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2561:

Automotive: TPS2561-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2560DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2560DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2560DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2560DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS2561DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2561DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 1-Sep-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2560DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
TPS2560DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2560DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2560DRCT	VSON	DRC	10	250	338.0	355.0	50.0
TPS2561DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2561DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated