





TEXAS INSTRUMENTS

LSF0204, LSF0204D SLVSCP5H – JULY 2014 – REVISED APRIL 2021

# LSF0204x 4-Bits Bidirectional Multi-Voltage Level Translator for Open-Drain and Push-Pull Application

# 1 Features

- Provides bidirectional voltage translation with no direction terminal
- Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30-pF capacitor load and up to 40-MHz up/ down translation at 50-pF capacitor load
- Supports I<sub>off</sub>, partial power-down mode (refer to Feature Description)
- Allows bidirectional voltage level translation between
  - $\quad 0.8 \text{ V} \leftrightarrow 1.8, \, 2.5, \, 3.3, \, 5 \text{ V}$
  - $-\phantom{1}1.2~\textrm{V}\leftrightarrow1.8,~2.5,~3.3,~5~\textrm{V}$
  - $1.8 \text{ V} \leftrightarrow 2.5, 3.3, 5 \text{ V}$
  - $-\phantom{0}2.5~V\leftrightarrow3.3,~5~V\phantom{0}$
  - 3.3 V  $\leftrightarrow$  5 V
- Low standby current
- 5 V Tolerance I/O port to support TTL
- · Low Ron provides less signal distortion
- High-impedance I/O terminals for EN = Low
- Flow-through pinout for easy PCB trace routing
- Latch-up performance exceeds 100 mA per JESD17
- –40°C to 125°C operating temperature range
- ESD performance tested per JESD 22
  - 2000-V human-body model (A114-B, Class II)
  - 200-V machine model (A115-A)
  - 1000-V charged-device model (C101)

# 2 Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I<sup>2</sup>C, and other interfaces in telecom infrastructure
- Industrial
- Automotive
- Personal computing

# **3 Description**


The LSF family consists of bidirectional voltage level translators that operate from 0.8 V to 4.5 V (Vref\_A) and 1.8 V to 5.5 V (Vref\_B). This range allows for bidirectional voltage translations between 0.8 V and 5.0 V without the need for a direction terminal in open-drain or push-pull applications. The LSF family supports level translation applications with transmission speeds greater than 100 MHz for open-drain systems that utilize a 15-pF capacitance and 165- $\Omega$  pull-up resistor.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R<sub>on</sub> of the switch allows connections to be made with minimal propagation delay and signal distortion. The voltage on the A or B side will be limited to Vref\_A and can be pulled up to any level between Vref\_A and 5 V. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.

Device Information <sup>(1</sup>
----------------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (14)	5.00 mm × 4.40 mm
LSF0204x	UQFN (12)	2.00 mm × 1.70 mm
L3F0204X	VQFN (14)	3.50 mm × 3.50 mm
	DSBGA (12)	1.90 mm × 1.40 mm

 For all available packages, see the orderable addendum at the end of the datasheet.



**Simplified Schematic** 



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Description (continued)	4
6 Pin Configuration and Functions	4
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	6
7.4 Thermal Information	6
7.5 Electrical Characteristics	7
7.6 Switching Characteristics: AC Performance	
(Translating Down, 3.3 V to 1.8 V)	7
7.7 Switching Characteristics: AC Performance	
(Translating Down, 3.3 V to 1.2 V)	8
7.8 Switching Characteristics: AC Performance	
(Translating Up, 1.8 V to 3.3 V)	8
7.9 Switching Characteristics: AC Performance	
(Translating Up, 1.2 V to 1.8 V)	
7.10 Typical Characteristics	
8 Parameter Measurement Information	9

8.1 Load Circuit AC Waveform for Outputs	10
9 Detailed Description	
9.1 Overview.	
9.2 Functional Block Diagram	
9.3 Feature Description	
9.4 Device Functional Modes	.12
10 Application and Implementation	13
10.1 Application Information	
10.2 Typical Applications	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	19
12.2 Layout Example	
13 Device and Documentation Support	.21
13.1 Receiving Notification of Documentation Updates.	.21
13.2 Support Resources	21
13.3 Trademarks	
13.4 Electrostatic Discharge Caution	
13.5 Glossary	
5	. 2 1
14 Mechanical, Packaging, and Orderable	~ .
Information	21

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (November 2019) to Revision H (April 2021)	Page
<ul> <li>Updated the numbering format for tables, figures, and cross-references throughout the document.</li> <li>Updated the <i>Bidirectional Translation</i> section to include inclusive terminology</li> </ul>	
Changes from Revision F (January 2019) to Revision G (November 2019)	Page
Changed V <sub>ref_A/B/EN</sub> max voltage to 5.5 V in the Recommended Operating Conditions table	6
Changes from Revision E (December 2018) to Revision F (January 2019)	Page
<ul> <li>Changed location of YZP-package indicator dot to A3 position.</li> <li>Added YZP package to <i>Thermal Information</i> table.</li> </ul>	
Changes from Revision D (December 2015) to Revision E (December 2018)	Page
Changed location of YZP-package A1-pin indicator dot. View is looking through the device, as in a     4	n X-ray
Changes from Revision C (August 2015) to Revision D (December 2015)	Page
Added Type Column to Pin Functions table	4
Added Junction Temperatures to Thermal Information table	
Changes from Revision B (April 2015) to Revision C (August 2015)	Page
Removed bullet "Less than 1.5 ns max propagation delay" from Features	1
Updated "Supports High Speed Translation, Greater Than 100 MHz" bullet in Features	1
Changes from Revision A (December 2014) to Revision B (April 2015)	Page



C	hanges from Revision * (November 2014) to Revision A (December 2014)	Page
•	Changed From a first page Product Preview To a full datasheet	1
•	Changed text in the Section 3 From: "transmission speeds greater than 100 Mbps" To: "transmission sp greater than 100 MHz"	




# **5** Description (continued)


The supply voltage (V<sub>pu#</sub>) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode (1.2 V  $\leftrightarrow$  3.3 V) and CH2 in down-translation mode (2.5 V  $\leftrightarrow$  1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref\_A. EN must be LOW to ensure the high-impedance state during power-up or power-down.

	Device Comparison Table							
PART EN An		An	Bn	DESCRIPTION				
LSF0204D	Н	Place all data pins in 3 state mode (Hi-Z)	Place all data pins in 3 state mode (Hi-Z)	3-state output mode enable (active Low; referenced to Vref A)				
LSF0204D	L	Input or output	Input or output	(active Low, referenced to viel_A)				
LSF0204	н	Input or output	Input or output	3-state output mode enable				
LSF0204	L	Place all data pins in 3 state mode (Hi-Z)	Place all data pins in 3 state mode (Hi-Z)	(active High, referenced to Vref_A)				

# **6** Pin Configuration and Functions








Figure 6-3. RUT Package 12-Pin UQFN Transparent Top View




Figure 6-2. RGY Package 14-Pin VQFN Transparent Top View



Figure 6-4. YZP Package 12-Pin DSBGA Transparent Top View



	Table 6-1. Pin Functions							
		PIN						
NAME	NO.			TYPE	DESCRIPTION			
INAIVIE	PW, RGY	RUT	YZP					
V <sub>ref_A</sub>	1	1	B2	_	Reference supply voltage; see Application and Implementation section			
A1	2	2	A3	I/O	Input/output 1.			
A2	3	3	B3	I/O	Input/output 2.			
A3	4	4	C3	I/O	Input/output 3.			
A4	5	5	D3	I/O	Input/output 4.			
NC	6	_	_		No connection. Not internally connected.			
GND	7	6	D2		Ground			
EN	8	12	C2	I	Switch enable input; LSF0204: EN is high-active; LSF0204D: EN is low-active			
NC	9	_	_		No connection. Not internally connected.			
B4	10	7	D1	I/O	Input/output 4.			
B3	11	8	C1	I/O	Input/output 3.			
B2	12	9	B1	I/O	Input/output 2.			
B1	13	10	A1	I/O	Input/output 1.			
V <sub>ref_B</sub>	14	11	A2	—	Reference supply voltage; see Application and Implementation section			



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	Input/output voltage <sup>(2)</sup>		-0.5	7	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	VI < 0		-50	mA
TJ	Junction temperature	·		150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	0	5.5	V
V <sub>ref_A/B/EN</sub>	Reference voltage	0	5.5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

## 7.4 Thermal Information

		LSF0204					
	THERMAL METRIC <sup>(1)</sup>	RGY (VQFN)	RUT (UQFN)	PW (TSSOP)	YZP (DSBGA)	UNIT	
		14 PINS	12 PINS	14 PINS	12 BALLS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	83.2	195.8	157.9	83.7	°C	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	98.2	98.7	82.3	0.6	°C	
R <sub>θJB</sub>	Junction-to-board thermal resistance	59.2	122.6	100.0	23.7	°C	
ΨJT	Junction-to-top characterization parameter	17.4	6.2	22.9	0.4	°C	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	59.4	122.6	99.0	23.7	°C	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	38.7	N/A	N/A	N/A	°C	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



## **7.5 Electrical Characteristics**

		1 - · · · · · · · · · · · · · · · · · ·	(unless otherwise noted)
over recommended o	nerating tree-air	temperature range	(Indess otherwise noted)
	peraling nee-an	temperature range	

PAR	AMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>		I <sub>I</sub> = -18 mA, V <sub>EN</sub> = 0				-1.2	V
I <sub>IH</sub>		V <sub>I</sub> = 5 V, V <sub>EN</sub> = 0				5.0	μA
I <sub>CCBA</sub>	Leakage from Vref_B to Vref_A	V <sub>ref_B</sub> = 3.3 V, V <sub>ref_A</sub> = 1.8	V, $V_{EN} = V_{ref_A} I_0 = 0$ , $V_1 = 3.3$ V or GND			3.5	μA
I <sub>CCA</sub> + I <sub>CCB</sub> <sup>(4)</sup>	Total Current through GND	V <sub>ref_B</sub> = 3.3 V, V <sub>ref_A</sub> = 1.8	V, $V_{EN} = V_{ref_A} I_0 = 0$ , $V_I = 3.3$ V or GND		0.2		μA
I <sub>IN</sub>	Control pin current	V <sub>ref_B</sub> = 5.5 V, V <sub>ref_A</sub> = 4.5	V, $V_{EN} = 0$ to $V_{ref_A} I_O = 0$			±1	μA
l <sub>off</sub>	Power Off Leakage Current	$V_{ref_B} = V_{ref_A} = 0 V, V_{EN} =$	= GND I <sub>O</sub> = 0, V <sub>I</sub> = 5 V or GND			±1	μA
C <sub>I(ref_A/B/EN)</sub>		V <sub>I</sub> = 3 V or 0			7		pF
C <sub>io(off)</sub>		V <sub>O</sub> = 3 V or 0, VEN = 0			5.0	6.0	pF
C <sub>io(on)</sub>		V <sub>O</sub> = 3 V or 0, VEN = Vret	f_A		10.5	13	pF
<sup>(3)</sup> V <sub>IH (EN pin)</sub>	High-level input voltage	V <sub>ref_A</sub> = 1.5 V to 4.5 V		0.7×Vref_A			V
VIL (EN pin)	Low-level input voltage	V <sub>ref_A</sub> = 1.5 V to 4.5 V			0.3	3×Vref_A	V
V <sub>IH (EN pin)</sub>	High-level input voltage	V <sub>ref_A</sub> = 1.0 V to 1.5 V		0.8×Vref_A			V
V <sub>IL (EN pin)</sub>	Low-level input voltage	V <sub>ref_A</sub> = 1.0 V to 1.5 V			0.3	3×Vref_A	V
∆t/∆v (EN pin)	Input transition rise or fall rate for EN pin				10		ns/V
		V <sub>I</sub> = 0, I <sub>O</sub> = 64 mA	$V_{ref_A} = V_{EN} = 3.3 \text{ V}; V_{ref_B} = 5 \text{ V}$		3		Ω
		$v_1 = 0, t_0 = 04 \text{ mA}$	$V_{ref_A} = V_{EN} = 1.8 \text{ V}; V_{ref_B} = 5 \text{ V}$		4		12
		$V_1 = 0, I_0 = 32 \text{ mA}$	$V_{ref_A} = V_{EN} = 1.0 \text{ V}; V_{ref_B} = 5 \text{ V}$		9		Ω
		VI = 0, 10 = 32 MA	$V_{ref\_A} = V_{EN} = 1.8 \text{ V}; V_{ref\_B} = 5 \text{ V}$		4		12
$r_{on}$ (2) $V_{I} = 0, I_{O}$		$V_{I} = 0, I_{O} = 32 \text{ mA}, V_{ref_{A}}$	= V <sub>EN</sub> = 2.5 V; V <sub>ref_B</sub> = 5 V		10		Ω
	$V_{I}$ = 1.8 V, $I_{O}$ = 15 mA, $V_{ref_{-}A}$ = $V_{EN}$ = 3.3 V; $V_{ref_{-}B}$ = 5 V				5		Ω
		V <sub>I</sub> = 1.0 V, I <sub>O</sub> = 10 mA, V <sub>re</sub>	<sub>ef_A</sub> = V <sub>EN</sub> = 1.8 V; V <sub>ref_B</sub> = 3.3 V		8		Ω
		V <sub>I</sub> = 0 V, I <sub>O</sub> = 10 mA, V <sub>ref</sub>	<sub>A</sub> = V <sub>EN</sub> = 1.0 V; V <sub>ref_B</sub> = 3.3 V		6		Ω
		V <sub>I</sub> = 0 V, I <sub>O</sub> = 10 mA, V <sub>ref</sub>	<sub>A</sub> = V <sub>EN</sub> = 1.0 V; V <sub>ref_B</sub> = 1.8 V		6		Ω

(1) All typical values are at  $T_A = 25^{\circ}C$ .

(2) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

(3) Enable pin test conditions are for the LSF0204. The enable pin test conditions for LSF0204D are oppositely set.

(4) The actual supply current for LSF0204 is I<sub>CCA</sub> + I<sub>CCB</sub>; the leakage from Vref\_B to Vref\_A can be measured on Vref\_A and Vref\_B pin

# 7.6 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.8 V)

over recommended operating free-air temperature range,  $V_{rev-A} = 1.8 \text{ V}$ ,  $V_{rev-B} = 3.3 \text{ V}$ ,  $V_{EN} = 1.8 \text{ V}$ ,  $Vpu_1 = 3.3 \text{ V}$ ,  $Vpu_2 = 1.8 \text{ V}$ ,  $R_L = NA$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0 \text{ V}_M = 1.15 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		C <sub>L</sub> = 15 pF	
			TYP	MAX	TYP	MAX	TYP	MAX	UNIT
t <sub>PLH</sub>		B or A	0.7	5.49	0.5	5.29	0.3	5.19	ns
t <sub>PHL</sub>			0.9	4.9	0.7	4.7	0.5	4.5	ns
t <sub>PLZ</sub>	A or B		13	18	12	16.5	11	15	ns
t <sub>PZL</sub>			33	45	30	40	23	37	ns
f <sub>MAX</sub>			50		100		100		MHz



# 7.7 Switching Characteristics: AC Performance (Translating Down, 3.3 V to 1.2 V)

over recommended operating free-air temperature range  $V_{rev-A} = 1.2 \text{ V}$ ,  $V_{rev-B} = 3.3 \text{ V}$ ,  $V_{EN} = 1.2 \text{ V}$ ,  $Vpu_1 = 3.3 \text{ V}$ ,  $Vpu_2 = 1.2 \text{ V}$ ,  $R_L = NA$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0 \text{ V}_M = 0.85 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		C <sub>L</sub> = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t <sub>PLH</sub>		B or A	0.8	4.1	0.5	3.9	0.3	3.8	ns
t <sub>PHL</sub>	A or B		0.9	4.7	0.7	4.5	0.6	4.3	ns
f <sub>MAX</sub>			50		100		100		MHz

## 7.8 Switching Characteristics: AC Performance (Translating Up, 1.8 V to 3.3 V)

over recommended operating free-air temperature range V<sub>rev-A</sub> = 1.8 V, V<sub>rev-B</sub> = 3.3 V, V<sub>EN</sub> = 1.8 V, Vpu\_1 = 3.3 V, Vpu\_2 = 1.8V, R<sub>L</sub> = 500  $\Omega$ , V<sub>IH</sub> = 1.8V,VIL = 0 V<sub>M</sub> = 0.9V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		15 pF	UNIT	
PARAMETER			TYP	MAX	TYP	MAX	TYP	MAX	UNIT	
t <sub>PLH</sub>		B or A	0.6	5.7	0.4	5.3	0.2	5.13	ns	
t <sub>PHL</sub>			1.3	6.7	1	6.4	0.7	5.3	ns	
t <sub>PLZ</sub>	A or B		13	18	12	16.5	11	15	ns	
t <sub>PZL</sub>			33	45	30	40	23	37	ns	
f <sub>MAX</sub>			50		100		100		MHz	

# 7.9 Switching Characteristics: AC Performance (Translating Up, 1.2 V to 1.8 V)

over recommended operating free-air temperature range,  $V_{rev-A} = 1.2 \text{ V}$ ,  $V_{rev-B} = 1.8 \text{ V}$ ,  $V_{EN} = 1.2 \text{ V}$ ,  $Vpu_1 = 1.8 \text{ V}$ ,  $Vpu_2 = 1.2 \text{ V}$ ,  $R_L = 500 \Omega$ ,  $V_{IH} = 1.2 \text{ V}$ ,  $V_{IL} = 0 \text{ V}_M = 0.6 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 3	80 pF	C <sub>L</sub> = 1	UNIT	
			TYP	MAX	TYP	MAX	TYP	MAX	UNIT
t <sub>PLH</sub>		B or A	0.65	7.25	0.4	7.05	0.2	6.85	ns
t <sub>PHL</sub>	A or B		1.6	7.03	1.3	6.5	1	5.4	ns
f <sub>MAX</sub>			50		100		100		MHz

# 7.10 Typical Characteristics





Figure 7-1. Signal Integrity (1.8 V to 3.3 V Translation Up at 50 MHz)




### 8 Parameter Measurement Information




TRANSLATING DOWN

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.
  - C. The outputs are measured one at a time, with one transition per measurement.








# 8.1 Load Circuit AC Waveform for Outputs

10%

Output (An or Bn) Low to off to Low t<sub>pLZ</sub>

Outputs enabled



10%

Figure 8-4. t<sub>PLZ</sub>, t<sub>PZL</sub>

t<sub>pZL</sub>

Outputs

disabled

50%

Outputs

enabled

GND

V<sub>OH</sub>




# 9 Detailed Description

## 9.1 Overview

The LSF Family may be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The LSF Family is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF can achieve 100 MHz with the appropriate pull-up resistors and layout. The LSF Family may also be used in applications where a push-pull driver is connected to the data I/Os.

### 9.2 Functional Block Diagram





### 9.3 Feature Description

### 9.3.1 Support High Speed Translation, Greater than 100 MHz

Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO).

### 9.3.2 Bidirectional Voltage Translation Without DIR Terminal

Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I2C, or SMbus).

#### 9.3.3 5-V Tolerance on IO Port and 125°C Support

The LSF family, with 5-V tolerance and 125°C support, is flexible and compliant with TTL levels in industrial and telecom applications.

#### 9.3.4 Channel Specific Translation

The LSF family is able to set up different voltage translation levels on each channel.

#### 9.3.5 loff, Partial Power Down Mode

When  $V_{ref A}$ ,  $V_{ref B} = 0$ , all of data pins and EN pin are Hi-Z.

EN logic circuit is supplied by  $V_{ref_A}$ , once  $V_{ref_A}$  power up first and all of data pins are unknown state until  $V_{ref_B}$  and EN ready. No power sequence is required to enable LSF0204 and operate function normally.

### 9.4 Device Functional Modes

Table 9-1 lists the device functional modes of the LSF0204x family of devices.

Table 9-1. Function Table								
INPUT EN <sup>(1)</sup> TERMINAL	FUNCTION							
Н	An = Bn							
L	Hi-Z							

(1) EN is controlled by  $V_{ref_A}$  logic levels.



## **10 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **10.1 Application Information**

LSF performs voltage translation for open-drain or push-pull interface. Table 10-1 provides some consumer/ telecom interfaces as reference in regards to the different channel numbers that are supported by the LSF family.

Table 10-1.	Voltage	Translator	for (	Consumer/1	elecom Interface
-------------	---------	------------	-------	------------	------------------

PART NAME	CH#	INTERFACE						
LSF0101	1	GPIO						
LSF0102	2	GPIO, MDIO, SMBus, PMBus, I2C						
LSF0204	4	GPIO, SPI. MDIO, SMBus, PMBus, I2C, UART, SVID						
LSF0108	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I2C, SPI						

### 10.2 Typical Applications

### 10.2.1 I<sup>2</sup>C PMBus, SMBus, GPIO, Application




Figure 10-1. Bidirectional Translation to Multiple Voltage Levels



#### 10.2.1.1 Design Requirements

#### 10.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF family has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF family for bidirectional application (I2C, SMBus, PMBus, or MDIO).

#### Table 10-2. Application Operating Condition

	FF 5 -				
SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vref_A	Reference voltage (A)	0.8		4.5	V
Vref_B	Reference voltage (B)	Vref_A + 0.8		5.5	V
V <sub>I(EN)</sub> (1)	Input voltage on EN terminal	0		Vref_A	V
Vpu	Pull-up supply voltage	0		Vref_B	V

#### (1) Refer $V_{IH}$ and $V_{IL}$ for $V_{I(EN)}$

Also Vref\_B is recommended to be at 1.0 V higher than Vref\_A for best signal integrity.

The LSF Family is able to set different voltage translation level on each channel.

#### Note

Vref\_A must be set as lowest voltage level.

#### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Bidirectional Translation

The controller output driver may be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

#### Note

However, if either output is push-pull, data must be unidirectional or the outputs must be 3-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

In Figure 10-1, the reference supply voltage (Vref\_A) is connected to the processor core power supply voltage. When Vref\_B is connected through to a 3.3 V Vpu power supply, and Vref\_A is set 1.0V. The output of A3 and B4 has a maximum output voltage equal to Vref\_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

#### 10.2.1.2.1.1 Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, to calculate the pull-up resistor value use Equation 1.

(1)

Table 10-3 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device.



		PULLUP	RESISTOR VA	ALUE (Ω)		
V	15 mA	10 mA	3 mA			
V <sub>DPU</sub>	NOMINAL		NOMINAL	+10% <sup>(1)</sup>	NOMINAL	+10% <sup>(1)</sup>
5 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

#### Table 10-3. Pullup Resistor Values

(1) +10% to compensate for  $V_{DD}$  range and resistor tolerance

#### 10.2.1.2.2 LS Family Bandwidth

The maximum frequency of the LSF family is dependent on the application. The device may operate at speeds of >100MHz gave the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF family behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

Figure 10-2 shows a bandwidth measurement of the LSF family using a two-port network analyzer.




Figure 10-2. 3-dB Bandwidth

The 3-dB point of the LSF family is  $\approx$ 600MHz; however, this measurement is an analog type of measurement. For digital applications, the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is important in determining the overall shape of the digital signal. In the case of the LSF family, a digital clock frequency of greater than 100 MHz may be achieved.

The LSF family does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the LSF family is being driven by standard CMOS totem pole output driver. Best practice is to minimize the trace length from the LSF family on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or *knee*) in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

10.2.1.3 Application Curve




To calculate the maximum practical frequency component, or the knee frequency (fknee), use the following equations:

$$f_{knee} = 0.5/RT (10-80\%)$$
 (2)  
 $f_{knee} = 0.4/RT (20-80\%)$  (3)

For signals with rise time characteristics based on 10- to 90-percent thresholds, f<sub>knee</sub> is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications, f<sub>knee</sub> is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the LSF family close to the  $I^2C$  output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or nonmonotonic behavior in the switching region.
- To reduce overshoots, a pullup resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.




### 500

Figure 10-3. Captured Waveform From Above I<sup>2</sup>C Set-Up (1.8 V to 3.3 V at 2.5 MHz)



### **10.2.2 MDIO Application**



### Figure 10-4. Typical Application Circuit (MDIO/Bidirectional Interface)

### 10.2.2.1 Design Requirements

Refer to *Design Requirements*.

### 10.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure

#### 10.2.2.3 Application Curve





Figure 10-5. Captured Waveform From Above MDIO Setup



### 10.2.3 Multiple Voltage Translation in Single Device, Application



### 10.2.3.1 Design Requirements

Refer to Design Requirements.

#### 10.2.3.2 Detailed Design Procedure

Refer to Detailed Design Procedure

10.2.3.3 Application Curve




Figure 10-6. Translation Down (3.3 V to 1.8 V) at 150 MHz



# 11 Power Supply Recommendations

There are no power sequence requirements for the LSF Family. Refer to the Section 10.2.1.1.1 for enabling and reference voltage guidelines.


## 12 Layout

### **12.1 Layout Guidelines**

The signal integrity is highly related with pull-up resistor and PCB capacitance condition because LSF Family is switch-type level translator


- · Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

### 12.2 Layout Example











# 13 Device and Documentation Support

### **13.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **13.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0204DPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LSF0204DRGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
LSF0204DRUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.3	0.75	4.0	8.0	Q1
LSF0204DYZPR	DSBGA	YZP	12	3000	180.0	8.4	1.63	2.08	0.69	4.0	8.0	Q2
LSF0204PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LSF0204RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
LSF0204RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.3	0.75	4.0	8.0	Q1
LSF0204YZPR	DSBGA	YZP	12	3000	180.0	8.4	1.63	2.08	0.69	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Apr-2021



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0204DPWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LSF0204DRGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
LSF0204DRUTR	UQFN	RUT	12	3000	184.0	184.0	19.0
LSF0204DYZPR	DSBGA	YZP	12	3000	182.0	182.0	20.0
LSF0204PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LSF0204RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
LSF0204RUTR	UQFN	RUT	12	3000	184.0	184.0	19.0
LSF0204YZPR	DSBGA	YZP	12	3000	182.0	182.0	20.0

# **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.


This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration. Β.

C.



# LAND PATTERN DATA





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated