# Quad, Parallel Input, Voltage Output, 12-/10-Bit Digital-to-Analog Converter 

## FEATURES

- 12-bit linearity and monotonic AD5582
- 10-bit linearity and monotonic AD5583
- Wide operating range: single 5 V to 15 V or dual $\pm 5 \mathrm{~V}$ supply
- Unipolar or bipolar operation
- Double buffered registers enable independent or simultaneous multichannel updates
- 4 independent rail-to-rail reference inputs
- 20 mA high current output drive
- Parallel interface
- Data readback capability
- 5 s settling time
- Built-in matching resistor simplifies negative reference
- Unconditionally stable under any capacitive loading
- Compact footprint: TSSOP-48
- Extended temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## APPLICATIONS

- Process control equipment
- Closed-loop servo control
- Data acquisition systems
- Digitally controlled calibration
- Optical network control loops
- 4 mA to 20 mA current transmitter


## FUNCTIONAL BLOCK DIAGRAM



Figure 1. AD5582 Functional Block Diagram

DIGITAL CIRCUITRY OMITTED FOR CLARITY


Figure 2. Using Built-In Matching Resistors to Generate a Negative Voltage Reference
additional simultaneous update of all DAC outputs. An external asynchronous reset $(\overline{\mathrm{RS}})$ forces all registers to the zero code state when the $M S B=0$ or to midscale when the $M S B=1$.

Both parts are offered in the same pinout and package to allow users to select the appropriate resolution for a given application without PCB layout changes. The AD5582 is well suited for DAC8412 replacement in medium voltage applications in new designs, as well as any other general purpose multichannel 10to 12-bit applications.

The AD5582/AD5583 are specified over the extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature range and offered in a thin and compact 1.1 mm TSSOP-48 package.

A doubled-buffered parallel interface offers a fast settling time. A common level sensitive load DAC strobe ( $\overline{\mathrm{LDAC}}$ ) input allows

## GENERAL DESCRIPTION

The AD5582/AD5583 family of quad, 12-10-bit, voltage output digital-to-analog converters is designed to operate from a single 5 V to 15 V or dual $\pm 5 \mathrm{~V}$ supply. It offers the user ease of use in singleor dual-supply systems. Built using an advance BiCMOS process, this high performance DAC is dynamically stable, capable of high current drive, and in a small form factor.

The applied external reference $\mathrm{V}_{\text {REF }}$ determines the full-scale output voltage ranges from $V_{S S}$ to $V_{D D}$, resulting in a wide selection of full-scale outputs. For multiplying and wide dynamic applications, ac reference inputs can be as high as $\left|V_{D D}-V_{S S}\right|$. Two built-in precision trimmed resistors are available and can be configured easily to provide four-quadrant multiplications.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description. ..... 1
Specifications ..... 3
Electrical Characteristics. ..... 3
Timing Characteristics. ..... 5
Absolute Maximum Ratings ..... 7
ESD Caution. ..... 7
Pin Configuration and Function Descriptions. ..... 8
Timing Diagrams ..... 11
Typical Performance Characteristics. ..... 13
Test Circuit. ..... 18
Theory of Operation. ..... 19
Power Supplies ..... 19
Reference Input ..... 19
Digital I/O ..... 19
Reset. ..... 20
Output Amplifiers ..... 20
Glitch ..... 20
Layout and Power Supply Bypassing ..... 20
Applications Information ..... 21
Programmable Current Source. ..... 21
Boosted Programmable Voltage Source. ..... 22
Programmable PGA. ..... 23
Outline Dimensions ..... 24
Ordering Guide. ..... 24
REVISION HISTORY
1/2023-Rev. A to Rev. B
Updated Format (Universal) ..... 1
Changes to Gain Error Parameter, Table 1 ..... 3
Change to Table 7. ..... 9
Changes to Ordering Guide ..... 24

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{DV}_{D D}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {REFH }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=-2.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{2}$ <br> Relative Accuracy ${ }^{3}$ <br> Differential Nonlinearity ${ }^{3}$ <br> Zero-Scale Error <br> Gain Error <br> Full-Scale Tempco ${ }^{4}$ | N <br> INL <br> DNL <br> $\mathrm{V}_{\text {GSE }}$ <br> $\mathrm{V}_{G E}$ <br> $\mathrm{~V}_{G E}$ <br> $\mathrm{~V}_{G E}$ <br> TCV | AD5582 <br> AD5583 <br> Monotonic <br> Data $=000_{H}$ for AD5582 and AD5583 <br> Data $=0 \times F F F_{H}$ for AD5582 <br> Data $=0 \times 3$ FF $H$ for AD5583 <br> $V_{D D}=2.7 \mathrm{~V}$ to 4.5 V | $\begin{aligned} & -1 \\ & -1 \\ & -2 \\ & -2.5 \\ & -4 \\ & -4 \end{aligned}$ | 12 10 <br> 1.5 | $\begin{aligned} & +1 \\ & +2 \\ & +2.5 \\ & +4 \\ & +4 \end{aligned}$ | Bits Bits LSB LSB LSB LSB LSB LSB ppm $/{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUT <br> $V_{\text {ReFH }}$ Input Range $V_{\text {REFL }}$ Input Range ${ }^{5}$ Input Resistance <br> Input Capacitance ${ }^{4}$ REF Input Current REF Multiplying Bandwidth R1-R2 Matching | $V_{\text {REFH }}$ <br> $V_{\text {RefL }}$ <br> $\mathrm{R}_{\text {REF }}$ <br> $C_{\text {ReF }}$ <br> $l_{\text {ReF }}$ <br> BW ${ }_{\text {REF }}$ <br> R1/R2 | Data $=555_{\mathrm{H}}$ (minimum ReFF $_{\text {R }}$ ) for AD5582 and $155_{\mathrm{H}}$ for AD5583 <br> Data $=555_{H}$ for AD5582 <br> Code $=$ full scale <br> AD5582 <br> AD5583 | $\begin{aligned} & V_{R E F L}+0.5 \\ & V_{S S} \\ & 12 \end{aligned}$ | 20 80 | $\begin{aligned} & V_{D D} \\ & V_{\text {REFH }}-0.5 \\ & \\ & \\ & 500 \\ & 1.3 \\ & \pm 0.025 \\ & \pm 0.100 \end{aligned}$ | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{k} \Omega^{1} \\ \\ \mathrm{pF} \\ \mu \mathrm{~A} \\ \mathrm{MHz} \\ \% \\ \% \\ \% \end{array}$ |
| ANALOG OUTPUT Output Current ${ }^{6}$ <br> Capacitive Load ${ }^{4,7}$ | $\begin{aligned} & \text { IOUT } \\ & \text { IOUT } \\ & \\ & \mathrm{C}_{\mathrm{L}} \end{aligned}$ | Data $=800_{\mathrm{H}}$ for AD5582 and $200_{\mathrm{H}}$ for AD5583, $\Delta \mathrm{V}_{\text {OUT }} \leq 2$ mV <br> Data $=800_{H}$ for AD5582 and $200_{\mathrm{H}}$ for AD5583, $\Delta \mathrm{V}_{\text {OUT }} \leq$ \|-8 mV| <br> $\Delta V_{\text {OUT }} \leq \pm 15 \mathrm{mV}$ <br> No oscillation |  | Note ${ }^{7}$ | $\pm 2$ <br> $+20$ $-20$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{pF} \end{aligned}$ |
| LOGIC INPUTS <br> Logic Input Low Voltage <br> Logic Input High Voltage <br> Input Leakage Current <br> Input Capacitance ${ }^{4}$ <br> Output Voltage High <br> Output Voltage Low | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & D V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & D V_{D D}=3 \mathrm{~V} \pm 10 \% \\ & D V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & D V_{D D}=3 \mathrm{~V} \pm 10 \% \end{aligned}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=0.6 \mathrm{~mA}, \mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}, \mathrm{DV} \mathrm{D}_{\mathrm{DD}}=3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.1 \\ & 2.4 \end{aligned}$ | 0.01 5 | $\begin{aligned} & 0.8 \\ & 0.4 \end{aligned}$ <br> 1 <br> 0.4 <br> 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{8}$ DAC Glitch Digital Feedthrough Analog Crosstalk Output Noise | SR <br> $t_{s}$ <br> $\mathrm{V}_{\text {OUT }} / \mathrm{t}_{\mathrm{CS}}$ $V_{\text {OUT }} / V_{\text {REF }}$ <br> $e_{N}$ | Data $=$ zero scale to full scale to zero scale <br> To $\pm 0.1 \%$ of full scale <br> To 1FF ${ }_{H}$ for AD5583 <br> Data $=$ midscale, $\overline{C S}$ toggles at $f=16 \mathrm{MHz}$ <br> $V_{\text {REF }}=1.5 \mathrm{~V} \mathrm{dc}+1 \mathrm{Vp}$-p, data $=000_{\mathrm{H}}, \mathrm{f}=100 \mathrm{kHz}$ <br> $\mathrm{f}=1 \mathrm{kHz}$ |  | $\begin{aligned} & 2 \\ & 5 \\ & 100 \\ & 5 \\ & -80 \\ & 33 \end{aligned}$ |  | V/ $\mu \mathrm{s}$ $\mu \mathrm{S}$ nV-s nV -s dB nV/VHz |

## SPECIFICATIONS

Table 1. (Continued)

| Parameter | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS <br> Single-Supply Voltage Range Dual-Supply Voltage Range Digital Logic Supply Positive Supply Current ${ }^{6}$ Negative Supply Current Power Dissipation Power Supply Sensitivity | $V_{D D}$ <br> $V_{D D} / V_{S S}$ <br> $\mathrm{DV}_{\mathrm{DD}}$ <br> $I_{D D}$ <br> ISS <br> PDISS <br> $P_{s s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V} \text { to }+6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-6.5 \mathrm{~V} \text { to }-2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { no load } \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { no load } \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { no load } \\ & \Delta \mathrm{V}_{D D}= \pm 5 \% \end{aligned}$ | $\begin{array}{\|l} 3 \\ -9 \\ 2.7 \end{array}$ | $\begin{aligned} & 1.7 \\ & 1.5 \\ & 16 \\ & 30 \end{aligned}$ | $\begin{aligned} & 18 \\ & +9 \\ & 8 \\ & 3 \\ & 3 \\ & 30 \end{aligned}$ | V <br> V <br> V <br> mA <br> mA <br> mW <br> ppm/V |

1 Typical specifications represent average readings measured at $25^{\circ} \mathrm{C}$.
2 DAC output equation: $V_{\text {OUT }}=V_{\text {REFL }}+\left[\left(V_{\text {REFH }}-V_{\text {REFL }}\right) \times D / 2^{N}\right]$, where $D=$ data loaded in corresponding DAC Register $A, B, C, D$, and $N$ equals the number of bits; AD5582 $=12$ bits, AD5583 $=10$ bits. One LSB step voltage $=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 4096 \mathrm{~V}$ and $\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 1024 \mathrm{~V}$ or the AD5582 and the AD5583, respectively.
${ }^{3}$ The first two codes $(000 \mathrm{H}, 001 \mathrm{H})$ of the AD5583 and the first four codes $(000 \mathrm{H}, 001 \mathrm{H}, 002 \mathrm{H}, 003 \mathrm{H})$ of the AD5582 are excluded from the linearity error measurement in single-supply operation.
4 These parameters are guaranteed by design and not subject to production testing.
5 Dual-supply operation, $\mathrm{V}_{\text {REFL }}=\mathrm{V}_{S S}$, exclude the lowest eight codes for the AD5582 and two codes for the AD5583 for INL and DNL errors.
${ }^{6}$ Short circuit output and supply currents are 24 mA and 25 mA , respectively.
7 Part is stable under any capacitive loading conditions.
8 The settling time specification does not apply for negative-going transitions within the last 3 LSBs of ground in single-supply operation.
$V_{D D}=15 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, D \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{REFH}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFL}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

## Table 2.

| Parameter | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{2}$ <br> Relative Accuracy ${ }^{3}$ <br> Differential Nonlinearity ${ }^{3}$ <br> Zero-Scale Error <br> Gain Error <br> Full-Scale Tempco ${ }^{4}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{INL} \\ & \mathrm{NL} \\ & \mathrm{DNL} \\ & \mathrm{~V}_{\text {ZSE }} \\ & \mathrm{V}_{G E} \\ & \mathrm{~V}_{G E} \\ & \mathrm{TCV} \end{aligned}$ | AD5582 <br> AD5583 <br> Monotonic <br> Data $=000_{H}$ for AD5582 and AD5583 <br> Data $=0 \times F F F_{H}$ for AD5582 <br> Data $=0 \times 3$ FF $H$ for AD5583 | $\begin{aligned} & -1 \\ & -1 \\ & -2 \\ & -2 \\ & -4 \end{aligned}$ | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ $1.5$ | $\begin{aligned} & +1 \\ & +2 \\ & +2 \\ & +4 \end{aligned}$ | Bits <br> Bits <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUT <br> $V_{\text {ReFH }}$ Input Range <br> $V_{\text {REFL }}$ Input Range ${ }^{5}$ <br> Input Resistance <br> Input Capacitance ${ }^{4}$ <br> REF Input Current <br> REF Multiplying Bandwidth R1-R2 Matching | $V_{\text {REFH }}$ <br> $V_{\text {REFL }}$ <br> $\mathrm{R}_{\text {REF }}$ <br> $C_{\text {Ref }}$ <br> $l_{\text {REF }}$ <br> BW ${ }_{\text {REF }}$ <br> R1/R2 | Data $=555_{\mathrm{H}}$ (minimum R REF) for AD5582 and $155_{\mathrm{H}}$ for AD5583 <br> Data $=555_{H}$ for AD5582 <br> Code $=$ full scale <br> AD5582 <br> AD5583 | $\begin{aligned} & V_{R E F L}+0.5 \\ & V_{S S} \\ & 12 \end{aligned}$ | 20 80 | $\begin{aligned} & V_{D D} \\ & V_{\text {REFH }}-0.5 \\ & \\ & \\ & 1000 \\ & 1.3 \\ & \pm 0.025 \\ & \pm 0.100 \end{aligned}$ | V <br> V <br> $k \Omega^{1}$ <br> pF <br> mA <br> MHz <br> \% <br> \% |
| ANALOG OUTPUT Output Current ${ }^{6}$ | Iout <br> IOUT | $\begin{aligned} & \text { Data }=800_{\mathrm{H}} \text { for AD5582 and } 200_{\mathrm{H}} \text { for AD5583, } \\ & \Delta \mathrm{V}_{\text {OUT }} \leq 2 \mathrm{mV} \\ & \text { Data }=800_{\mathrm{H}} \text { for AD5582 and } 200_{\mathrm{H}} \text { for AD5583, } \\ & \Delta \mathrm{V}_{\text {OUT }} \leq 1-8 \mathrm{mV} \mid \\ & \Delta \mathrm{V}_{\text {OUT }} \leq 15 \mathrm{mV} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & +20 \\ & -20 \end{aligned}$ | mA <br> mA <br> mA |

## SPECIFICATIONS

Table 2. (Continued)

| Parameter | Symbol | Condition | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitive Load ${ }^{4,7}$ | $\mathrm{C}_{\mathrm{L}}$ | No oscillation |  | Note 7 |  | pF |
| LOGIC INPUTS/OUTPUTS <br> Logic Input Low Voltage <br> Logic Input High Voltage <br> Input Leakage Current <br> Input Capacitance ${ }^{4}$ <br> Output Voltage High <br> Output Voltage Low | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & D V_{D D}=3 \mathrm{~V} \pm 10 \% \\ & \mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \\ & \mathrm{I}_{\mathrm{OH}}=-0.8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=0.6 \mathrm{~mA}, \mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}, \mathrm{DV} \mathrm{D}_{\mathrm{DD}}=3 \\ & \mathrm{~V} \end{aligned}$ | $\begin{gathered} 2.4 \\ 2.1 \\ 2.4 \end{gathered}$ |  | 0.8 <br> 0.4 <br> 0.4 <br> 0.4 | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & \mu A \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{8}$ DAC Glitch Digital Feedthrough Analog Crosstalk Output Noise | SR <br> $\mathrm{t}_{\mathrm{s}}$ <br> Q <br> $V_{\text {OUT }} / t_{\text {CS }}$ <br> $V_{\text {OUT }} / V_{\text {REF }}$ <br> $\mathrm{e}_{\mathrm{N}}$ | Data $=$ zero scale to full scale to zero scale <br> To $\pm 0.1 \%$ of full scale <br> Code 7FF to $800_{H}$ to $7 \mathrm{FF}_{\mathrm{H}}$ for $\mathrm{AD5582}^{2}$ and $\mathrm{1FF}_{\mathrm{H}}$ <br> to 200H to 1FFF for AD5583 <br> Data $=$ midscale, $\overline{C S}$ toggles at $f=16 \mathrm{MHz}$ <br> $V_{\text {REF }}=1.5 \mathrm{~V} \mathrm{dc}+1 \mathrm{Vp}-\mathrm{p}$, data $=000_{\mathrm{H}}, \mathrm{f}=100 \mathrm{kHz}$ <br> $\mathrm{f}=1 \mathrm{kHz}$ |  | $\begin{aligned} & 2 \\ & 14 \\ & 100 \\ & 5 \\ & -80 \\ & 33 \end{aligned}$ |  | V/us <br> us <br> nV-s <br> nV-s <br> dB <br> nV/VHz |
| SUPPLY CHARACTERISTICS <br> Single-Supply Voltage Range Dual-Supply Voltage Range Digital Logic Supply Positive Supply Current ${ }^{6}$ Power Dissipation Power Supply Sensitivity | $V_{D D}$ <br> $V_{D D} / V_{S S}$ <br> $D V_{D D}$ <br> $I_{D D}$ <br> PDISS <br> PSS | $\begin{aligned} & V_{S S}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V} \text { to }+6.5 \mathrm{~V}, \mathrm{~V}_{S S}=-6.5 \mathrm{~V} \text { to }-2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { no load } \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \text {, no load } \\ & \Delta \mathrm{V}_{D D}= \pm 5 \% \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ -6.5 \\ 2.7 \end{array}$ | $\begin{aligned} & 2.3 \\ & 34.5 \\ & 30 \end{aligned}$ | $\begin{aligned} & 16.5 \\ & +6.5 \\ & 6.5 \\ & 3.5 \\ & 52.5 \end{aligned}$ | V <br> V <br> V <br> mA <br> mW <br> ppm/V |

1 Typical specifications represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{2}$ DAC output equation: $V_{\text {OUT }}=V_{\text {REFL }}+\left[\left(V_{\text {REFH }}-V_{\text {REFL }}\right) \times D / 2^{N}\right]$, where $D=$ data in decimal loaded in corresponding $D A C$ Register $A, B, C, D$, and $N$ equals the number of bits; AD5582 $=12$ bits, AD5583 $=10$ bits. One LSB step voltage $=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 4096 \mathrm{~V}$ and $=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 1024 \mathrm{~V}$ for the $\mathrm{AD5582}$ and the $\mathrm{AD5583}$, respectively.
3 The first two codes $(000 \mathrm{H}, 001 \mathrm{H})$ of the AD5583 and the first four $\operatorname{codes}(000 \mathrm{H}, 001 \mathrm{H}, 002 \mathrm{H}, 003 \mathrm{H})$ of the AD5582 are excluded from the linearity error measurement in single-supply operation.
4 These parameters are guaranteed by design and not subject to production testing.
5 Dual-supply operation, $\mathrm{V}_{\text {REFL }}=\mathrm{V}_{S S}$, exclude the lowest eight codes for the AD5582 and two codes for the AD5583 for INL and DNL errors.
${ }^{6}$ Short circuit output and supply currents are 24 mA and 25 mA , respectively.
7 Part is stable under any capacitive loading conditions.
8 The settling time specification does not apply for negative-going transitions within the last 3 LSBs of ground in single-supply operation.

## TIMING CHARACTERISTICS

$V_{D D}=15 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, D V_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {REFH }}=10 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Condition | Min | Typ |
| :--- | :--- | :--- | :--- | :--- |
| INERFACE TIMING $^{1}$ |  |  | Max | Unit |
| Chip Select Write Pulse Width | $t_{\text {wCs }}$ |  | 20 |  |
| Chip Select Read Pulse Width | $\mathrm{t}_{\text {RCS }}$ |  | 130 |  |
| Write Setup | $\mathrm{t}_{\text {WS }}$ |  | 35 | ns |

## SPECIFICATIONS

Table 3. (Continued)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Hold | twh |  | 0 |  |  | ns |
| Address Setup | $\mathrm{t}_{\text {AS }}$ |  | 35 |  |  | ns |
| Address Hold | $\mathrm{t}_{\text {AH }}$ |  | 0 |  |  | ns |
| Load Setup | $\mathrm{t}_{\text {LS }}$ |  | 0 |  |  | ns |
| Load Hold | $\mathrm{t}_{\text {LH }}$ |  | 0 |  |  | ns |
| Write Data Setup | $\mathrm{t}_{\text {WDS }}$ |  | 35 |  |  | ns |
| Write Data Hold | $\mathrm{t}_{\text {WDH }}$ |  | 0 |  |  | ns |
| Load Data Pulse Width | tLDW |  | 20 |  |  | ns |
| Reset Pulse Width | $\mathrm{t}_{\text {RESET }}$ |  | 20 |  |  | ns |
| Read Data Hold | $\mathrm{t}_{\text {RDH }}$ |  | 0 |  |  | ns |
| Read Data Setup | $\mathrm{t}_{\text {RDS }}$ |  | 0 |  |  | ns |
| Data to Hi-Z | $t_{\text {DZ }}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |  | 100 | ns |
| Chip Select to Data | $\mathrm{t}_{\text {CSD }}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |  | 100 | ns |
| Chip Select Repetitive Pulse Width | $\mathrm{t}_{\text {CSP }}$ |  | 10 |  |  | ns |
| Load Setup in Double Buffer Mode | tLDS |  | 20 |  |  | ns |
| Load Data Hold | $\mathrm{t}_{\text {LD }}$ |  | 0 |  |  | ns |

1 All input control signals are specified with $\mathrm{tR}=\mathrm{tF}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V ) and timed from a voltage level of 1.5 V .
$V_{D D}=15 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, D V_{D D}=3 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {REFH }}=10 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE TIMING ${ }^{1}$ |  |  |  |  |  |  |
| Chip Select Write Pulse Width | $t_{\text {wCs }}$ |  | 35 |  |  | ns |
| Chip Select Read Pulse Width | $\mathrm{t}_{\text {RCS }}$ |  | 130 |  |  | ns |
| Write Setup | $\mathrm{t}_{\text {ws }}$ |  | 50 |  |  | ns |
| Write Hold | $\mathrm{t}_{\text {WH }}$ |  | 0 |  |  | ns |
| Address Setup | $\mathrm{t}_{\text {AS }}$ |  | 50 |  |  | ns |
| Address Hold | $\mathrm{t}_{\text {AH }}$ |  | 0 |  |  | ns |
| Load Setup | $\mathrm{t}_{\text {LS }}$ |  | 0 |  |  | ns |
| Load Hold | tLH |  | 0 |  |  | ns |
| Write Data Setup | $\mathrm{t}_{\text {WDS }}$ |  | 50 |  |  | ns |
| Write Data Hold | $\mathrm{t}_{\text {WDH }}$ |  | 0 |  |  | ns |
| Load Data Pulse Width | tıow |  | 35 |  |  | ns |
| Reset Pulse Width | $t_{\text {RESET }}$ |  | 35 |  |  | ns |
| Read Data Hold | $\mathrm{t}_{\text {RDH }}$ |  | 0 |  |  | ns |
| Read Data Setup | $\mathrm{t}_{\text {RDS }}$ |  | 0 |  |  | ns |
| Data to Hi-Z | $t_{\text {DZ }}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 80 |  | 100 | ns |
| Chip Select to Data | $\mathrm{t}_{\text {CSD }}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 80 |  | 100 | ns |
| Chip Select Repetitive Pulse Width | $\mathrm{t}_{\text {CSP }}$ |  | 20 |  |  | ns |
| Load Setup in Double Buffer Mode | tids |  | 35 |  |  | ns |
| Load Data Hold | $\mathrm{t}_{\mathrm{LDH}}$ |  | 0 |  |  | ns |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Values |
| :---: | :---: |
| $V_{D D}$ to $V_{S S}$ | -0.3 V to +18 V |
| $V_{D D}$ to GND | -0.3 V to +18 V |
| $V_{\text {SS }}$ to GND | +0.3V to -9 V |
| $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {REF }+}$ | -0.3 V to +18 V |
| $\mathrm{V}_{\text {REF- }}$ to $\mathrm{V}_{\text {SS }}$ | -0.3 V to +18 V |
| $\mathrm{V}_{\text {REFH }}$ to $\mathrm{V}_{\text {REFL }}$ | -0.3 V to +18 V |
| DV $\mathrm{DD}^{\text {to }}$ GND | 8 V |
| Logic Inputs to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {OUT }}$ to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{I}_{\text {Out }}$ Short Circuit to GND | 24 mA |
| Thermal Resistance Junction to Ambient, $\theta_{\mathrm{JA}}$ | $115^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case, $\theta_{\mathrm{JC}}$ | $42^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\begin{aligned} & \text { Maximum Junction Temperature }\left(T_{J} \operatorname{Max}\right) \\ & \text { Package Power Dissipation }=\left(T_{J} \operatorname{Max}-T_{A}\right) / \theta_{J A} \end{aligned}$ | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature RV-48 (Soldering, 60 secs) | $300^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :---: | :---: |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. AD5582 Pin Configuration

Table 6. AD5582 Pin Function Descriptions

| Pin No. | Mnemonic | Description ${ }^{1}$ |
| :---: | :---: | :---: |
| 1 | AGND1 | Analog Ground for DAC A and B |
| 2 | VOB | DAC B Output |
| 3 | $V_{\text {DD1 }}$ | Positive Power Supply for DAC A and B |
| 4 | $V_{\text {SS1 }}$ | Negative Power Supply for DAC A and B |
| 5 | VOA | DAC A Output |
| 6 | NC | No Connect |
| 7 | $V_{\text {REFLB }}$ | DAC B Voltage Reference Low Terminal |
| 8 | $V_{\text {REFHB }}$ | DAC B Voltage Reference High Terminal |
| 9 | $V_{\text {REFHA }}$ | DAC A Voltage Reference High Terminal |
| 10 | $V_{\text {REFLA }}$ | DAC A Voltage Reference Low Terminal |
| 11 | R1 | R1 Terminal (for Negative Reference) |
| 12 | RCT | Center Tap Terminal (for Negative Reference) |
| 13 | R2 | R2 Terminal (for Negative Reference) |
| 14 | $\mathrm{DV}_{\mathrm{DD}}$ | Power Supply for Digital Circuits |
| 15 | $\overline{\text { LDAC }}$ | DAC Register Load, Active Low Level Sensitive |
| 16 | $\overline{\mathrm{RS}}$ | Reset Strobe |
| 17 | MSB | MSB $=0$, Reset to $000_{\mathrm{H}} \cdot \mathrm{MSB}=1$, Reset to $80 \mathrm{O}_{\mathrm{H}}$ |
| 18 | DB0 | Data Bit 0 |
| 19 | DB1 | Data Bit 1 |
| 20 | DB2 | Data Bit 2 |
| 21 | DB3 | Data Bit 3 |
| 22 | DGND1 | Digital Ground 1 |
| 23 | DB4 | Data Bit 4 |
| 24 | DB5 | Data Bit 5 |
| 25 | DB6 | Data Bit 6 |
| 26 | DB7 | Data Bit 7 |
| 27 | DGND2 | Digital Ground 2 |
| 28 | DB8 | Data Bit 8 |
| 29 | DB9 | Data Bit 9 |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 6. AD5582 Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Description ${ }^{1}$ |
| :--- | :--- | :--- |
| 30 | DB10 | Data Bit 10 |
| 31 | DB11 | Data Bit 11 |
| 32 | AO | Address Input 0 |
| 33 | A1 | Address Input 1 |
| 34 | $\overline{C S}$ | Chip Select, Active Low |
| 35 | R/W | Read/Write Mode Select |
| 36 | DGND3 | Digital Ground 3 |
| 37 | $V_{S S 3}$ | Negative Power Supply for Analog Switches |
| 38 | $V_{\text {DD3 }}$ | Positive Power Supply for Analog Switches |
| 39 | $V_{\text {REFLD }}$ | DAC D Voltage Reference Low Terminal |
| 40 | $V_{\text {REFHD }}$ | DAC D Voltage Reference High Terminal |
| 41 | $V_{\text {REFHC }}$ | DAC C Voltage Reference High Terminal |
| 42 | $V_{\text {REFLC }}$ | DAC C Voltage Reference Low Terminal |
| 43 | NC | No Connect |
| 44 | VOD | DAC D Output |
| 45 | $V_{S S 2}$ | Negative Power Supply for DAC C and D |
| 46 | $V_{\text {DD2 }}$ | Positive Power Supply for DAC C and D |
| 47 | VOC | DAC C Output |
| 48 | AGND2 | Analog Ground for DAC C and D |

1 The AD5582 optimizes internal layout design to reduce die area so that all supply voltage pins are required to be connected externally. See Figure 38.


Figure 4. AD5583 Pin Configuration

Table 7. AD5583 Pin Function Descriptions

| Pin No. | Mnemonic | Description ${ }^{1}$ |  |
| :---: | :---: | :---: | :---: |
| 1 | AGND1 | Analog Ground for DAC A and B |  |
| 2 | VOB | DAC B Output |  |
| 3 | $V_{D D 1}$ | Positive Power Supply for DAC A and B |  |
| 4 | $V_{\text {SS1 }}$ | Negative Power Supply for DAC A and B |  |
| 5 | VOA | DAC A Output |  |
| 6 | NC | No Connect (Do Not Connect Anything Other than Dummy Pad) |  |
| analog |  |  | Rev. B \| 9 of 24 |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 7. AD5583 Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Description ${ }^{1}$ |
| :---: | :---: | :---: |
| 7 | VREFLB | DAC B Voltage Reference Low Terminal |
| 8 | $V_{\text {REFHB }}$ | DAC B Voltage Reference High Terminal |
| 9 | $V_{\text {REFHA }}$ | DAC A Voltage Reference High Terminal |
| 10 | $V_{\text {REFLA }}$ | DAC A Voltage Reference Low Terminal |
| 11 | R1 | R1 Terminal (for Negative Reference) |
| 12 | RCT | Center Tap Terminal (for Negative Reference) |
| 13 | R2 | R2 Terminal (for Negative Reference) |
| 14 | DV ${ }_{\text {D }}$ | Power Supply for Digital Circuits |
| 15 | $\overline{\text { LDAC }}$ | DAC Register Load, Active Low Level Sensitive |
| 16 | $\overline{\mathrm{RS}}$ | Reset Strobe |
| 17 | MSB | $\begin{aligned} & \text { MSB }=0, \text { Reset to } 000_{\mathrm{H}} \\ & \text { MSB }=1, \text { Reset to } 200_{\mathrm{H}} \end{aligned}$ |
| 18 | NC | No Connect (Do Not Connect Anything Other than Dummy Pad) |
| 19 | NC | No Connect (Do Not Connect Anything Other than Dummy Pad) |
| 20 | DB0 | Data Bit 0 |
| 21 | DB1 | Data Bit 1 |
| 22 | DGND1 | Digital Ground 1 |
| 23 | DB2 | Data Bit 2 |
| 24 | DB3 | Data Bit 3 |
| 25 | DB4 | Data Bit 4 |
| 26 | DB5 | Data Bit 5 |
| 27 | DGND2 | Digital Ground 2 |
| 28 | DB6 | Data Bit 6 |
| 29 | DB7 | Data Bit 7 |
| 30 | DB8 | Data Bit 8 |
| 31 | DB9 | Data Bit 9 |
| 32 | A0 | Address Input 0 |
| 33 | A1 | Address Input 1 |
| 34 | $\overline{\text { CS }}$ | Chip Select, Active Low |
| 35 | R/W | Read/Write Mode Select |
| 36 | DGND3 | Digital Ground 3 |
| 37 | $V_{\text {SS3 }}$ | Negative Power Supply for Analog Switches |
| 38 | $V_{\text {DD3 }}$ | Positive Power Supply for Analog Switches |
| 39 | $V_{\text {REFLD }}$ | DAC D Voltage Reference Low Terminal |
| 40 | $V_{\text {REFHD }}$ | DAC D Voltage Reference High Terminal |
| 41 | $V_{\text {REFHC }}$ | DAC C Voltage Reference High Terminal |
| 42 | $V_{\text {REFLC }}$ | DAC C Voltage Reference Low Terminal |
| 43 | NC | No Connect (Do Not Connect Anything Other than Dummy Pad) |
| 44 | VOD | DAC D Output |
| 45 | $V_{\text {SS2 }}$ | Negative Power Supply for DAC C and D |
| 46 | $V_{\text {DD2 }}$ | Positive Power Supply for DAC C and D |
| 47 | VOC | DAC C Output |
| 48 | AGND2 | Analog Ground for DAC C and D |

[^1]
## TIMING DIAGRAMS



Figure 5. Single Buffer Mode, Output Updated Individually, $D V_{D D}=5 \mathrm{~V}$


Figure 6. Double Buffer Mode, Output Updated Simultaneously, $D V_{D D}=5 \mathrm{~V}$

## TIMING DIAGRAMS



Figure 7. Data Write (Input and Output Registers) Timing


Figure 8. Data Output (Read Timing)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. AD5582 Integral Nonlinearity Error


Figure 10. AD5582 Differential Nonlinearity Error


Figure 11. AD5583 Integral Nonlinearity Error


Figure 12. AD5583 Differential Nonlinearity Error


Figure 13. AD5582 INL, DNL, ZSE, and GE at Positive Rail-to-Rail Operation


Figure 14. AD5582 INL, DNL, GE, and ZSE at Negative Rail-to-Rail Operation

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 15. AD5582 INL at Various Resistive Loads


Figure 16. AD5582 DNL at Various Resistive Loads


Figure 17. AD5582 Gain Error vs. Resistive Load


Figure 18. AD5582 Gain and Zero-Scale Error vs. Pull-Up Resistive Loads


Figure 19. AD5582 Linearity Errors vs. Differential Reference Ranges


Figure 20. AD5582 Supply Current vs. Supply Voltage

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 21. AD5582 Supply Current vs. Reference Voltage


Figure 22. AD5582 Supply Current vs. Temperature


Figure 23. AD5582 Supply Current vs. Logic Input Voltage


Figure 24. AD5582 Reference Current


Figure 25. AD5582 Referenced Input Resistance


Figure 26. AD5582 Supply Current vs. Clock Frequency

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 27. AD5582 PSRR vs. Frequency


Figure 28. Small Signal Response Operating at Near Rail, $C_{L}=2 n F$ (See Figure 35)


Figure 29. Large Signal Settling


Figure 30. Large Signal Settling When Loaded (See Figure 35)


咅
Figure 31. Midscale Transition Glitch


Figure 32. AD5582 Output Noise Density

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 33. AD5582 Multiplying Bandwidth


Figure 34. AD5582 Long-Term Drift

## TEST CIRCUIT



Figure 35. Test Circuit 1

## THEORY OF OPERATION

The AD5582/AD5583 are quad, voltage output, 12-/10-bit parallel input DACs in compact TSSOP-48 packages.
Each DAC is a voltage switching, high impedance ( $\mathrm{R}=20 \mathrm{k} \mathrm{\Omega}$ ), R -2R ladder configuration with segmentation to optimize die area and precision. Figure 36 shows a simplified R-2R structure without the segmentation. The 2 R resistances are switched between $\mathrm{V}_{\text {REFH }}$ and $\mathrm{V}_{\text {REFL }}$, and the output is obtained from the rightmost ladder node. As the code is sequenced through all possible states, the voltage of this node changes in steps of $\left(2 / 3 \mathrm{~V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) /(2 \mathrm{~N}-$ 1) starting from the lowest $V_{\text {REFL }}$ and going to the highest $V_{\text {REFH }}-$ DUTLSB. Buffering it with an amplifier with a gain of 1.5 brings the output to:
$V_{\text {OUT }}=\frac{D}{2^{N}-1}\left(V_{\text {REFH }}-V_{\text {REFL }}\right)+V_{\text {REFL }}$
where $D$ is the decimal equivalent of the data bits and $N$ is the numbers of bits.

If $-V_{\text {REFL }}$ is equal to $V_{\text {REFH }}$ as $V_{\text {REF }}, V_{\text {OUT }}$ is simplified to:
(For AD5582)
$V_{\text {OUT }}=\left(\frac{2 D}{4095}-1\right) V_{\text {REF }}$
(For AD5583)
$V_{\text {OUT }}=\left(\frac{2 D}{1023}-1\right) V_{\text {REF }}$
The advantage of this scheme is that it allows the DAC to interpolate between two voltages for differential references or a singleended reference.

These DACs feature double buffers, which allow both synchronous and asynchronous channels update with additional data readback capability. These parts can be reset to zero scale or midscale controlled by the $\overline{R S}$ and MSB pins. When RS is activated, the MSB of 0 resets the DACs to zero scale and the MSB of 1 resets the DACs to midscale. The ability to operate from wide supply voltages, +5 V to +15 V or $\pm 5 \mathrm{~V}$, with multiplying bipolar references is another key feature of these DACs.

\%
Figure 36. Simplified R-2R Architecture (Segmentation Not Shown)

## POWER SUPPLIES

There are three separate power supplies needed for the operation of the DACs. For dual supply, $\mathrm{V}_{\text {SS }}$ can be set from -6.5 V to -2.7 V and $\mathrm{V}_{D D}$ can be set from +2.7 V to +6.5 V . For single supply, $\mathrm{V}_{S S}$
should be set at 0 V while $\mathrm{V}_{\mathrm{D}}$ is set from 3 V to 16.5 V . However, setting the single supply of $\mathrm{V}_{\mathrm{DD}}$ below 4.5 V can impact the overall accuracy of the device.
Since these DACs can be operated at high voltages, the digital signal levels are therefore controlled separately by the provision of $D V_{D D}$. $D V_{D D}$ can be set as low as 2.7 V but no greater than 6.5 V . This allows the DAC to be operable from low level digital signals generated from a wide range of microcontrollers, FPGA, and signal processors.

## REFERENCE INPUT

All four channels of DACs allow independent and differential reference voltages. The flexibility of independent references allows users to apply a unique reference voltage to each channel. Similarly, bipolar references can be applied across the differential references. To maintain optimum accuracy, the difference between $V_{\text {REFH }}$ and $V_{\text {REFL }}$ should be greater than 1 V . See Figure 19.

The voltages applied to these reference inputs set the output voltage limits of all four channels of the DACs, and $V_{\text {REFH }}$ must always be higher than $V_{\text {REFL. }} V_{\text {REFH }}$ can be set at any voltage from $V_{\text {REFL }}+0.5 \mathrm{~V}$ to $\mathrm{V}_{\text {DD }}$, while $\mathrm{V}_{\text {REFL }}$ can be set at any voltage from $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{REFH}}-0.5 \mathrm{~V}$. In addition, a symmetrical negative reference can be generated easily by an external op amp in an inverting mode with a pair of built-in precision resistors, R1 and R2. These resistors are matched within $\pm 0.025 \%$ for the AD5582 and $0.1 \%$ for the AD5583, which is equivalent to less than 1 LSB mismatch. Figure 37 shows a simple configuration.

Common reference or references can be applied to all four channels, but each reference pin should be decoupled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor mounted close to the pin.


Figure 37. Using On-Board Matching Resistors to Generate a Negative Voltage REF

## DIGITAL I/O

Digital I/O consists of a 12-10-bit bidirectional data bus, two register select inputs, $A 0$ and $A 1$, an $R \bar{W}$ input, a reset ( $\overline{\mathrm{WR}}$ ), a chip select ( $\overline{C S}$ ), and a load DAC ( $\overline{\mathrm{LDAC}}$ ) input. Control of the DACs and the bus direction is determined by these inputs as shown in Table 8. All digital pins are TTL/CMOS compatible and all internal registers are level triggered.

## THEORY OF OPERATION

The register selects inputs A0 and A1. Decoding of the registers is enabled by the $\overline{\mathrm{CS}}$ input. When $\overline{\mathrm{CS}}$ is high, no decoding is taking place and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the asynchronous LDAC input. By taking LDAC low while $\overline{\mathrm{CS}}$ is enabled, the individual channel is updated as single buffer mode (see Figure 5). If $\overline{\mathrm{CS}}$ is enabled sequentially to load data into all input registers, then a subsequent $\overline{\text { LDAC }}$ pulse will allow all channels to be updated simultaneously as double buffer mode (see Figure 6).
$R \bar{W}$ controls the writing to and reading from the input register.

## RESET



Figure 38. Power Supply Configurations

The $\overline{\mathrm{RS}}$ function can be used either at power-up or at any time during operation. The RS function has priority over any other digital inputs. This pin is active low and sets the DAC output registers to either zero scale or midscale, determined by the state of the MSB. The reset to midscale is useful when the DAC is configured for bipolar references and the output will be reset to 0 V .

## OUTPUT AMPLIFIERS

Unlike many voltage output DACs, the AD5582/AD5583 feature buffered voltage outputs with high output current driving capability. Each output is capable of both sourcing and sinking $\pm 20 \mathrm{~mA}$, eliminating the need for external buffers when driving any capacitive loads without oscillation. These amplifiers also have short circuit protection.

## GLITCH

The worst-case glitch of the AD5582 occurs at the transitions between midscale ( $100000000000_{B}$ ) to midscale minus 1 ( 0111 1111 1111 ${ }_{B}$ ), or vice versa. The glitch energy is measured as 100 $\mathrm{mV} \times 1 \mu \mathrm{~s}$ or equivalent to 100 nV -s. Such glitch occurs in a shorter duration than the settling time and therefore most applications will be immune to such an effect without a deglitcher.

## LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length PCB layout design. The leads to the input should be as short as possible to minimize IR drop and stray inductance.

It is also essential to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ disc or chip ceramics capacitors. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance. The AD5582/AD5583 optimize internal layout design to reduce die area so that all analog supply pins are required to be connected externally. See Figure 38.

## APPLICATIONS INFORMATION

## PROGRAMMABLE CURRENT SOURCE

The high current capability of the AD5582/AD5583 allows them to be used directly in programmable current source applications, such as 4 mA to 20 mA current transmitters and other general purpose applications. For higher compliance voltage that is higher than 15 V , Figure 39 shows a versatile V-I conversion circuit using
an improved Howland Current Pump. In addition to the precision current conversion it provides, this circuit enables a bidirectional current flow and high voltage compliance. The voltage compliance is mainly limited by the op amp supply voltages. This circuit can be used in 4 mA to 20 mA current transmitters with up to $500 \Omega$ of load.

Table 8. AD5582/AD5583 Logic Table

| A1 | A0 | R/W | CS | LDAC | RS | Input Register | DAC Register | Operation Mode | Selected DAC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | Write | Transparent | Transparent ${ }^{1}$ | A |
| 0 | 1 | 0 | 0 | 0 | 1 | Write | Transparent | Transparent ${ }^{1}$ | B |
| 1 | 0 | 0 | 0 | 0 | 1 | Write | Transparent | Transparent ${ }^{1}$ | C |
| 1 | 1 | 0 | 0 | 0 | 1 | Write | Transparent | Transparent ${ }^{1}$ | D |
| 0 | 0 | 0 | 0 | 1 | 1 | Write | Hold | Write Input | A |
| 0 | 1 | 0 | 0 | 1 | 1 | Write | Hold | Write Input | B |
| 1 | 0 | 0 | 0 | 1 | 1 | Write | Hold | Write Input | C |
| 1 | 1 | 0 | 0 | 1 | 1 | Write | Hold | Write Input | D |
| 0 | 0 | 1 | 0 | 1 | 1 | Read | Hold | Readback to DO to DN | A |
| 0 | 1 | 1 | 0 | 1 | 1 | Read | Hold | Readback to DO to DN | B |
| 1 | 0 | 1 | 0 | 1 | 1 | Read | Hold | Readback to D0 to DN | C |
| 1 | 1 | 1 | 0 | 1 | 1 | Read | Hold | Readback to D0 to DN | D |
| $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | 1 | 0 | 1 | Hold | Update All Registers | Update All Registers | All |
| $\mathrm{X}^{2}$ | $x^{2}$ | $\mathrm{X}^{2}$ | 1 | 1 | 1 | Hold | Hold | Hold | All |
| $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | 0 | All registers reset to midscale or zero scale. ${ }^{3}$ |  |  | All |
| $\mathrm{X}^{2}$ | $\chi^{2}$ | $\mathrm{X}^{2}$ | 1 | $x^{2}$ | $\uparrow$ | All registers latched to midscale or zero scale. |  |  | All |

1 Input and output registers are transparent when asserted.
${ }^{2} \mathrm{X}$ : Don't care.
${ }^{3}$ MSB $=0$ resets to zero scale, MSB $=1$ resets to midscale.

## APPLICATIONS INFORMATION



Figure 39. Programmable Current Source with Bidirectional Current Control and High Voltage Compliance Capabilities

Figure 39 shows that if the resistor network is matched, the load current is:
$I_{L}=\frac{(R 2+R 3) / R 1}{R 3} V_{D A C}$
$R 3$ in theory can be made small to achieve the current needed within the U4 output current driving capability. In this circuit, the AD8510 can deliver $\pm 20 \mathrm{~mA}$ in both directions and the voltage compliance approaches $\pm 15 \mathrm{~V}$.
This circuit is versatile, but users must pay attention to the compensation. Without C1, it can be shown that the output impedance becomes:
$Z_{O}=\frac{R 1^{\prime} R 3(R 1+R 2)}{R 1\left(R 2^{\prime}+R 3^{\prime}\right)-R 1^{\prime}(R 2+R 3)}$
If the resistors are perfectly matched, $Z_{0}$ is infinite, which is highly desirable. On the other hand, if they are not matched, $Z_{0}$ can either be positive or negative. The latter, because of the pole in the right S-plane, can cause oscillation. As a result, C 1 in the range of a few pF is needed to prevent the oscillation. For critical applications, C1 should be found empirically without overcompensating.

## BOOSTED PROGRAMMABLE VOLTAGE SOURCE

For users who need higher than 20 mA current driving capability, they can add an external op amp and power transistors. The capacitive loading capability will change, but it can still drive 100 nF capacitive load without oscillation in this circuit. Figure 40 shows a programmable power supply with 200 mA capability.


Figure 40. Boosted Programmable Voltage Source
In this circuit, the inverting input of the op amp forces the $\mathrm{V}_{0}$ to be equal to the DAC output. The load current is then delivered by the supply via the N -Ch FET N1. U3 needs to be a rail-to-rail input type. With a $V_{D D}$ of 5 V , this circuit can source a maximum of 200 mA at 4.096 V full scale, 100 mA at midscale, and 50 mA near zero-scale outputs. Higher current can be achieved with N1 in a larger package mounted on a heat sink.

## APPLICATIONS INFORMATION



Figure 41. Programmable PGA

## PROGRAMMABLE PGA

The AD603 is a low noise, voltage controlled amplifier for use in RF and IF AGC (automatic gain control) systems. It provides accurate, pin selectable gains of -11 dB to +31 dB with a bandwidth of 90 MHz , or 9 dB to 51 dB with a bandwidth of 9 MHz . Any intermediate gain range may be arranged using one external resistor between Pin 5 and Pin 7 . The input referred noise spectral density is only 1.3 $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ and power consumption is 125 mW at the recommended $\pm 5$ $\checkmark$ supplies.

The decibel gain is linear in dB, accurately calibrated, and stable over temperature and supply. The gain is controlled at a high impedance ( $50 \mathrm{M} \Omega$ ), low bias ( 200 nA ) differential input; the scaling
is $25 \mathrm{mV} / \mathrm{dB}$, requiring a gain control voltage of only 1 V to span the central 40 dB of the gain range. An overrange and underrange of 1 dB is provided whatever the selected range. The gain control response time is less than 1 ms for a 40 dB change.

The differential gain control interface allows the use of either differential or single-ended positive or negative control voltages, where the common-mode range is -1.2 V to +2.0 V . The AD5582/AD5583 is ideally suited to provide the differential input range of 1 V within the common-mode range of 0 V to 2 V . To accomplish this, place $V_{\text {REFH }}$ at 2.0 V and $\mathrm{V}_{\text {REFL }}$ at 1.0 V , then all 4096 V levels of the AD5582 will fall within the gain control range of the AD603. Please refer to the AD603 data sheet for further information regarding gain control, layout, and general operation.

## OUTLINE DIMENSIONS



Figure 42. 48-Lead Thin Shrink Small Outline Package [TSSOP]
(RV-48)
Dimensions shown in millimeters
Updated: January 04, 2023
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description |  |
| :--- | :--- | :--- | :--- |
| AD5582YRVZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead TSSOP | Package Option |
| AD5583YRVZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 48 -Lead TSSOP | RV-48 |

1 Z = RoHS Compliant Part.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD5582YRVZ


[^0]:    1 All input control signals are specified with $\mathrm{tR}=\mathrm{tF}=2 \mathrm{~ns}(10 \% \mathrm{to} 90 \%$ of 3 V$)$ and timed from a voltage level of 1.5 V .

[^1]:    1 The AD5583 optimizes internal layout design to reduce die area so that all supply voltage pins are required to be connected externally. See Figure 38.

