




$1200V\text{-}53m\Omega\,\text{SiC}\,\text{FET}$

Rev. A, April 2022

DATASHEET

UF4C120053K3S



Part Number	Package	Marking
UF4C120053K3S	TO-247-3L	UF4C120053K3S



Description

The UF4C120053K3S is a 1200V, $53m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 53mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 117nC
- Low body diode V_{FSD}: 1.28V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Cata assume uslikasa	V	DC	-20 to +20	V
Gate-source voltage	V _{GS}	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	34	А
	I _D	T _C = 100°C	25	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	100	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.7A	54.6	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 800V$	150	V/ns
Power dissipation	P _{tot}	T _C = 25°C	263	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

1. Limited by $T_{J,max}$

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.44	0.57	°C/W





Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Suma had	Test Conditions	Value			11.20
	Symbol	lest Conditions	Min	Тур	Max	- Units
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		0.2	50	μA
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		15		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =20A, T _J =25°C		53	67	
		V _{GS} =12V, I _D =20A, T _J =125°C		112		mΩ
		V _{GS} =12V, I _D =20A, T _J =175°C		159		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Onits
Diode continuous forward current ¹	ا _s	T _C =25°C			34	А
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			100	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _F =10A, T _J =25°C		1.28	1.65	v
Forward voltage	* FSD	V _{GS} =0V, I _F =10A, T _J =175°C		1.96		V
Reverse recovery charge	Q _{rr}	V _R =800V, I _S =25A, V _{GS} =0V, R _G =20Ω		117		nC
Reverse recovery time	t _{rr}	di/dt=1300A/µs, Tj=25°C		27		ns
Reverse recovery charge	Q _{rr}	V _R =800V, I _S =25A, V _{GS} =0V, R _G =20Ω		155		nC
Reverse recovery time	t _{rr}	di/dt=1300A/µs, T _J =150°C		29		ns





Typical Performance - Dynamic

Deremeter	Symbol		Value			Units
Parameter		Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	- V _{DS} =800V, V _{GS} =0V -		1370		
Output capacitance	C _{oss}	v_{DS} = 600 v, v_{GS} = 0 v = 6100 kHz		43.5		pF
Reverse transfer capacitance	C _{rss}	1-100KHZ		2.2		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		54		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		100		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		17.3		μJ
Total gate charge	Q _G	– V _{DS} =800V, I _D =25A, –		37.8		
Gate-drain charge	Q_{GD}	$V_{DS} = 000V, T_D = 20X,$ - $V_{GS} = 0V \text{ to } 15V$		9.5		nC
Gate-source charge	Q _{GS}	VGS 0V 10 15 V		10		
Turn-on delay time	t _{d(on)}			36		
Rise time	t _r	Note 4, V _{DS} =800V, I _D =25A, Gate		12		ns
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V,		80		115
Fall time	t _f	$= R_{G_{ON}} = 1\Omega, R_{G_{OFF}} = 20\Omega$ Inductive Load,		17		
Turn-on energy	E _{ON}	FWD: same device with		580		
Turn-off energy	E _{OFF}	$V_{GS} = 0V, R_G = 20\Omega,$ T ₁ =25°C		175		μJ
Total switching energy	E _{TOTAL}	T_=25°C		755		
Turn-on delay time	t _{d(on)}	Note 4		37		
Rise time	t _r	– Note 4, – V _{DS} =800V, I _D =25A, Gate		13		
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		85		ns
Fall time	t _f	$R_{G_{ON}}=1\Omega, R_{G_{OFF}}=20\Omega$ Inductive Load.		18		
Turn-on energy	E _{ON}	FWD: same device with		631		
Turn-off energy	E _{OFF}	$V_{GS} = 0V, R_G = 20\Omega,$ $T_1 = 150^{\circ}C$		205		μJ
Total switching energy	E _{TOTAL}	- 130 C -		836		

4. Measured with the switching test circuit in Figure 23.





Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions		- Units		
	Jymbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t _{d(on)}	Note 5 and 6,		39		
Rise time	t _r			14		ns
Turn-off delay time	t _{d(off)}	V _{DS} =800V, I _D =25A, Gate Driver =0V to +15V.		35		
Fall time	t _f	$R_{G}=1\Omega$, inductive Load,		14		
Turn-on energy including R_S energy	E _{ON}	FWD: same device with $V_{GS} = 0V$ and $R_G = 1\Omega$, RC snubber: $R_{S1}=5\Omega$ and		644		
Turn-off energy including R _s energy	E _{OFF}			84		
Total switching energy	E _{TOTAL}	$C_{s1}=95pF,$		728		μJ
Snubber R _s energy during turn-on	E _{RS_ON}			1.2		
Snubber R _s energy during turn-off	E _{RS_OFF}			2.1		
Turn-on delay time	t _{d(on)}			40		
Rise time	t _r	Note 5 and 6,		16		
Turn-off delay time	t _{d(off)}	V_{DS} =800V, I_D =25A, Gate		38		ns
Fall time	t _f	- Driver =0V to +15V, $R_G=1\Omega$, inductive Load,		15		
Turn-on energy including R _s energy	E _{ON}	FWD: same device with		695		
Turn-off energy including R _s energy	E _{OFF}	$V_{GS} = 0V \text{ and } R_G = 1\Omega, RC$ snubber: $R_{S1}=5\Omega$ and $C_{S1}=95pF,$ $T_J=150^{\circ}C$		99		
Total switching energy	E _{TOTAL}			794		μ
Snubber R _s energy during turn-on	E _{RS_ON}			1.1		
Snubber RS energy during turn-off	E _{RS_OFF}			2		

5. Measured with the switching test circuit in Figure 24.

6. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.



Spice Models Contact Sales

Learn More

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_{\rm J}$ = - 55°C, tp < 250 μs




Figure 2. Typical output characteristics at $T_{\rm J}$ = 25°C, tp $< 250 \mu s$




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 25A





Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



S⁰

Buy Online

FET-Jet

Calculato

Spice Models

Contact Sales Learn

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 25A





Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$



6. 200

Buy Online

FET-Jet

Calculato

Spice Models

Contact Sales Learn

Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at T_J = 175°C




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V




Figure 13. Typical capacitances at f = 100kHz and $V_{\rm GS}$ = 0V





Figure 15. Total power dissipation



Spice Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating




Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at $T_c = 25^{\circ}C$, D = 0, Parameter t_p



8°3

Spice

Models

Contact

Sales

Learn 0

More

Buy Online

FET-Jet

Calculator

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. junction temperature at V_{DS} =800V and I_D = 25A




Figure 20. Clamped inductive switching energy vs. drain current at V_{DS} = 800V and T_{J} = 25°C





Figure 21. Clamped inductive switching turn-on energy vs. R_{G,EXT ON}



ିନ୍ଦ

Buy Online

Spice

Models

Contact

Sales

Learn C

More

FET-Jet

Calculato

Figure 22. Clamped inductive switching turn-off energy vs. R_{G.EXT OFF}




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_s = 2.5 Ω , C_s=100nF) is used to reduce the power loop high frequency oscillations.




Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers (R_{s1} =5 Ω , C_{s1} = 95pF) and a bus RC snubber (R_s = 2.5 Ω , C_S=100nF).





Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com. A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency

snupper circuit is less than using high $\kappa_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Qorvo: UF4C120053K3S