# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

## General Description

The MAX4291/MAX4292/MAX4294 family of micropower operational amplifiers operates from a 1.8 V to 5.5 V single supply or $\pm 0.9 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$ dual supplies and has Rail-to-Rail ${ }^{\circledR}$ input/output capabilities. These amplifiers provide a 500 kHz gain-bandwidth product and 120dB open-loop voltage gain while using only $100 \mu \mathrm{~A}$ of supply current per amplifier. The combination of low input offset voltage $( \pm 200 \mu \mathrm{~V})$ and high open-loop gain makes them ideal for low-power/low-voltage, high-precision portable applications.
The MAX4291/MAX4292/MAX4294 have an input com-mon-mode range that extends to each supply rail, and their outputs swing to within 46 mV of the rails with a $2 \mathrm{k} \Omega$ load. Although the minimum operating voltage is specified at 1.8 V , these devices typically operate down to 1.5 V . The combination of ultra-low-voltage operation, rail-to-rail inputs/output, and low-power consumption makes these devices ideal for any portable/two-cell battery-powered system.
The single MAX4291 is offered in an ultra-small 5-pin SC70 package. The dual MAX4292 is offered in a space-saving 8 -bump, $1.5 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ footprint, ultra chip-scale package (UCSP ${ }^{\text {TM }}$ ).

## Applications

2-Cell Battery-Operated Systems
Portable Electronic Equipment
Battery-Powered Instrumentation
Digital Scales
Strain Gauges
Sensor Amplifiers
Cellular Phones
Pin Configurations
TOP VIEW
(BUMPS ON BOTTOM)

[^0]5-Pin SC70 (MAX4291)
8-Bump UCSP (MAX4292)
Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | TOP <br> MARK |
| :--- | :--- | :--- | :---: |
| MAX4291EXK-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 SC70-5 | AAD |
| MAX4291EUK-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{SOT} 23-5$ | ADML |
| MAX4292EBL-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 UCSP-8 | AAJ |
| MAX4292EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ | - |
| MAX4292ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO | - |
| MAX4294ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO | - |
| MAX4294EUD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TSSOP | - |

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

Selector Guide

| PART | AMPLIFIERS | PIN-PACKAGE |
| ---: | :---: | :--- |
| MAX4291 | 1 | 5-pin SC70/SOT23 |
| MAX4292 | 2 | 8-pin $\mu M A X / S O / U C S P ~$ |
| MAX4294 | 4 | 14-pin SO/TSSOP |

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. UCSP is a trademark of Maxim Integrated Products, Inc.

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

## ABSOLUTE MAXIMUM RATINGS

| (Voc to Vee) | 6V |
| :---: | :---: |
| All Other Pins ...............................(VCC + 0.3V) | VEE-0.3V) |
| Current into $\mathrm{IN}_{-}+$, $\mathrm{IN}_{-}$ | $\pm 25 \mathrm{~mA}$ |
| Output Short-Circuit Duration. | .Continuous |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 5 -Pin SC70 (derate $2.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | . 200 mW |
| 5 -Pin SOT23 (derate $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).. | . 571 mW |
| 8 -Bump UCSP (derate $4.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ}$ | . 379 mW |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{E E}=\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{CC}} / 2, \mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5} \mathbf{C}$, unless otherwise noted. $)$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | VCC | Inferred from PSRR test |  | 1.8 |  | 5.5 | V |
| Quiescent Supply Current (Per Amplifier) | IQ | $\mathrm{V}_{C C}=1.8 \mathrm{~V}$ |  |  | 100 | 210 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  | 100 | 255 |  |
| Input Offset Voltage | Vos | MAX4291 |  |  | $\pm 400$ | $\pm 2500$ | $\mu \mathrm{V}$ |
|  |  | MAX4292/MAX4294 |  |  | $\pm 200$ | $\pm 1200$ |  |
| Input Bias Current | IB | $\mathrm{VCC}=5.0 \mathrm{~V}, 0 \leq \mathrm{VCM} \leq 5.0 \mathrm{~V}$ |  |  | $\pm 15$ | $\pm 60$ | nA |
| Input Offset Current | Ios | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 0 \leq \mathrm{V}_{\text {CM }} \leq 5.0 \mathrm{~V}$ |  |  | $\pm 1$ | $\pm 7$ | nA |
| Differential Input Resistance | RIN | IV IN+ $-\mathrm{V}_{\text {IN }} \mathrm{I}<10 \mathrm{mV}$ |  |  | 0.75 |  | $\mathrm{M} \Omega$ |
| Input Common-Mode Voltage Range | VCM | Inferred from CMRR test |  | 0 |  | VCC | V |
| Common-Mode Rejection Ratio | CMRR | $\begin{aligned} & \text { Tested for } \\ & 0 \leq \mathrm{V} C M \leq \\ & 1.8 \mathrm{~V} ; \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ | MAX4291 | 50 | 80 |  | dB |
|  |  |  | MAX4292/MAX4294 | 57 | 80 |  |  |
|  |  | $\begin{aligned} & \text { Tested for } \\ & 0 \leq \mathrm{VCM} \leq \\ & 5.0 \mathrm{~V}, \\ & \mathrm{VCC}=5.0 \mathrm{~V} \end{aligned}$ | MAX4291 | 60 | 90 |  | dB |
|  |  |  | MAX4292/MAX4294 | 66 | 90 |  |  |
| Power-Supply Rejection Ratio | PSRR |  |  | 77 | 100 |  | dB |

## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{CC}} / 2, \mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5} \mathbf{C}$, unless otherwise noted. $)$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Large-Signal Voltage Gain | Av | $\mathrm{VCC}=1.8 \mathrm{~V}$ | $\begin{aligned} & R_{L}=100 \mathrm{k} \Omega, \\ & 0.02 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq V_{C C}-0.02 \mathrm{~V} \end{aligned}$ | 80 | 120 |  | dB |
|  |  |  | $\begin{array}{\|l} R_{L}=2 \mathrm{k} \Omega, \\ 0.1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{array}$ | 80 | 110 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \\ & 0.02 \mathrm{~V} \leq \mathrm{VouT} \leq \mathrm{VCC}-0.02 \mathrm{~V} \end{aligned}$ | 80 | 130 |  |  |
|  |  |  | $\begin{array}{\|l} \mathrm{RL}=2 \mathrm{k} \Omega, \\ 0.1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{array}$ | 80 | 120 |  |  |
| Output-Voltage Swing High | VOH | Specified as IVcc - Voh | $R \mathrm{~L}=100 \mathrm{k} \Omega$ to $\mathrm{VCC} / 2$ |  | 2 | 20 | mV |
|  |  |  | $\mathrm{RL}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}} / 2$ |  | 15 | 40 |  |
| Output-Voltage Swing Low | Vol | Specified as IVEE - Voll | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}} / 2$ |  | 25 | 80 | mV |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}} / 2$ |  | 46 | 120 |  |
| Output Short-Circuit Current | IOUT(SC) | Sourcing or sinking |  |  | 20 |  | mA |
| Channel-to-Channel Isolation | CHISO | Specified at $\mathrm{f}=10 \mathrm{kHz}$ (MAX4292/MAX4294 only) |  |  | 83 |  | dB |
| Gain-Bandwidth Product | GBWP |  |  |  | 500 |  | kHz |
| Phase Margin | ¢M |  |  |  | 65 |  | degrees |
| Gain Margin | GM |  |  |  | 12 |  | dB |
| Slew Rate | SR |  |  |  | 0.2 |  | V/us |
| Input Voltage-Noise Density | $e_{n}$ | $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 70 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Current-Noise Density | $\mathrm{in}_{n}$ | $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 0.05 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Capacitive-Load Stability |  | AVCL $=1 \mathrm{~V} / \mathrm{V}$, | sustained oscillations |  | 100 |  | pF |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{CC}} / 2, \mathbf{T}_{\mathbf{A}}=\mathbf{T}_{\mathrm{MIN}}$ to $\mathbf{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply-Voltage Range | VCC | Inferred from PSRR test | 1.8 | 5.5 | V |
| Quiescent Supply Current (Per Amplifier) | IQ | $\mathrm{V} C \mathrm{C}=1.8 \mathrm{~V}$ |  | 240 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  | 270 |  |
| Input Offset Voltage | Vos | MAX4291 |  | $\pm 3000$ | $\mu \mathrm{V}$ |
|  |  | MAX4292/MAX4294 |  | $\pm 2000$ |  |

## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0$, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{CC}} / 2, \mathbf{T}_{\mathbf{A}}=\mathbf{T}_{\mathrm{MIN}}$ to $\mathbf{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$ (Note 1)

| PARAMETER | SYMBOL |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage Drift | TCVOS |  |  |  | 1.2 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | IB | $\mathrm{VCC}=5.0 \mathrm{~V}, 0 \leq \mathrm{V}_{\mathrm{CM}} \leq 5.0 \mathrm{~V}$ |  |  |  | $\pm 90$ | nA |
| Input Offset Current | Ios | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 0 \leq \mathrm{V}_{\mathrm{CM}} \leq 5.0 \mathrm{~V}$ |  |  |  | $\pm 10$ | nA |
| Input Common-Mode Voltage Range | VCM | Inferred from CMRR test |  | 0 |  | Vcc | V |
| Common-Mode Rejection Ratio | CMRR | Tested for $0 \leq \mathrm{V}_{\mathrm{CM}} \leq 1.8 \mathrm{~V}$, $V_{C C}=1.8 \mathrm{~V}$ | MAX4291 | 50 |  |  | dB |
|  |  |  | MAX4292/MAX4294 | 53 |  |  |  |
|  |  | $\begin{aligned} & \text { Tested for } \\ & 0 \leq \mathrm{V}_{\mathrm{CM}} \leq 5.0 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \end{aligned}$ | MAX4291 | 60 |  |  | dB |
|  |  |  | MAX4292/MAX4294 | 62 |  |  |  |
| Power-Supply Rejection Ratio | PSRR |  |  | 75 |  |  | dB |
| Large-Signal Voltage Gain | Av | $\mathrm{VCC}=1.8 \mathrm{~V}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \\ & 0.02 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}}-0.02 \mathrm{~V} \end{aligned}$ | 80 |  |  | dB |
|  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \\ & 0.1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 80 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | $\begin{aligned} & R_{L}=100 \mathrm{k} \Omega, \\ & 0.02 \mathrm{~V} \leq \mathrm{VOUT} \leq \mathrm{VCC}-0.02 \mathrm{~V} \end{aligned}$ | 80 |  |  |  |
|  |  |  | $\begin{aligned} & \mathrm{RL}=2 \mathrm{k} \Omega, \\ & 0.1 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 80 |  |  |  |
| Output-Voltage Swing High | VOH | Specified as IVCC - $\mathrm{VOH}_{\mathrm{OH}}$ | $\mathrm{RL}=100 \mathrm{k} \Omega$ to $\mathrm{VCC} / 2$ |  |  | 20 | mV |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}} / 2$ |  |  | 40 |  |
| Output-Voltage Swing Low | VoL | Specified as IVEe - Voll | $\mathrm{RL}=100 \mathrm{k} \Omega$ to $\mathrm{VCC} / 2$ |  |  | 80 | mV |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}} / 2$ |  |  | 120 |  |

Note 1: All devices are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} / 2\right.$, no load, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2\right.$, no load, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


OPEN-LOOP GAIN vs. OUTPUT SWING HIGH ( $\mathrm{VCC}=5.5 \mathrm{~V}$, RL CONNECTED TO VeE)





GAIN AND PHASE vs. FREQUENCY


OPEN-LOOP GAIN vs. OUTPUT SWING LOW (VCC $=5.5 \mathrm{~V}$, RL CONNECTED TO VCC)


MAX4292/MAX4294 CROSSTALK vs. FREQUENCY


TOTAL HARMONIC DISTORTION
PLUS NOISE vs. FREQUENCY


# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{C C}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{CM}}=0\right.$, $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} / 2$, no load, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$






Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4291 | MAX4292 |  | MAX4294 |  |  |
|  | $\mu \mathrm{MAX} / \mathrm{SO}$ | UCSP |  |  |  |
| 1 | - | - | - | IN+ | Noninverting Input |
| 2 | 4 | C2 | 11 | VEE | Negative Supply. Connect to ground for single-supply operation. |
| 3 | - | - | - | IN - | Inverting Input |
| 4 | - | - | - | OUT | Amplifier Output |
| 5 | 8 | A2 | 4 | VCC | Positive Supply |
| - | 1,7 | A1, A3 | 1,7 | OUTA, OUTB | Outputs for Amplifiers A and B |
| - | 2, 6 | B1, B3 | 2, 6 | INA-, INB- | Inverting Inputs to Amplifiers A and B |
| - | 3, 5 | C1, C3 | 3, 5 | INA+, INB+ | Noninverting Inputs to Amplifiers A and B |
| - | - | - | 8, 14 | OUTC, OUTD | Outputs for Amplifiers C and D |
| - | - | - | 9,13 | INC-, IND- | Inverting Inputs to Amplifiers C and D |
| - | - | - | 10, 12 | INC+, IND+ | Noninverting Inputs to Amplifiers C and D |

## Detailed Description

## Rail-to-Rail Input Stage

The MAX4291/MAX4292/MAX4294 have rail-to-rail inputs and output stages that are specifically designed for low-voltage, single-supply operation in the smallest package possible. The input stage consists of separate NPN and PNP differential stages, which operate together to provide a common-mode range extending to both supply rails. The crossover region of these two pairs occurs halfway between VCC and VEE. The input offset voltage is typically $\pm 200 \mu \mathrm{~V}$ (MAX4292/MAX4294). Low operating supply voltage, low supply current, rail-to-rail common-mode input range, and rail-to-rail outputs make this family of operational amplifiers (op amps) an excellent choice for precision or general-purpose, lowvoltage, battery-powered systems.
Since the input stage consists of NPN and PNP pairs, the input bias current changes polarity as the commonmode voltage passes through the crossover region. Match the effective impedance seen by each input to reduce the offset error caused by input bias currents flowing through external source impedances (Figures 1 a and 1b).
The combination of high-source impedance plus input capacitance (amplifier input capacitance plus stray


Figure 1a. Minimizing Offset Error Due to Input Bias Current (Noninverting)


Figure 1b. Minimizing Offset Error Due to Input Bias Current (Inverting)

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

Table 1. MAX4291 Characteristics with Typical Battery Systems

| BATTERY TYPE | RECHARGE- <br> ABLE | VFRESH <br> (V) | VEND-OF-LIFE (V) | CAPACITY, AA SIZE <br> (mA-h) | MAX4291 <br> OPERATING TIME IN <br> NORMAL MODE <br> (h) |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Alkaline (2 cells) | No | 3.0 | 1.8 | 2000 | 20,000 |
| Nickel-Cadmium <br> (2 cells) | Yes | 2.4 | 1.8 | 750 | 7500 |
| Lithium-lon <br> (1 cell) $)$ | Yes | 3.5 | 2.7 | 1000 | 10,000 |
| Nickel-Metal- <br> Hydride (2 cells) | Yes | 2.4 | 1.8 | 1000 | 10,000 |



Figure 2. Input Protection Circuit
capacitance) creates a parasitic pole that produces an underdamped signal response. Reducing input capacitance or placing a small capacitor across the feedback resistor improves response in this case.
The MAX4291/MAX4292/MAX4294 family's inputs are protected from large differential input voltages by internal $10.6 \mathrm{k} \Omega$ series resistors and back-to-back triplediode stacks across the inputs (Figure 2). For differential input voltages (much less than 1.8 V ), input resistance is typically $0.75 \mathrm{M} \Omega$. For differential input voltages greater than 1.8 V , input resistance is around $21.2 \mathrm{k} \Omega$, and the input bias current can be approximated by the following equation:

$$
\mathrm{I}_{\mathrm{BIAS}}=\frac{\left(\mathrm{V}_{\mathrm{DIFF}}-1.8 \mathrm{~V}\right)}{21.2 \mathrm{k} \Omega}
$$

In the region where the differential input voltage approaches 1.8 V , the input resistance decreases exponentially from $0.75 \mathrm{M} \Omega$ to $21.2 \mathrm{k} \Omega$ as the diode block begins to conduct. Conversely, the bias current increases with the same curve.
In unity-gain configuration, high slew-rate input signals may capacitively couple to the output through the triplediode stacks.


Figure 3. Rail-to-Rail Input/Output Voltage Range

## Rail-to-Rail Output Stage

The MAX4291/MAX4292/MAX4294 output stage can drive up to a $2 k \Omega$ load and still swing to within 46 mV of the rails. Figure 3 shows the output-voltage swing of a MAX4291 configured as a unity-gain buffer, powered from a $\pm 2.5 \mathrm{~V}$ supply. The output for this setup typically swings from (VEE +25 mV ) to ( $\mathrm{VCC}-2 \mathrm{mV}$ ) with a $100 \mathrm{k} \Omega$ load.

## Applications Information

Power-Supply Considerations
The MAX4291/MAX4292/MAX4294 operate from a single 1.8 V to 5.5 V supply (or dual $\pm 0.9 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$ supplies) and consume only $100 \mu \mathrm{~A}$ of supply current per amplifier. A high power-supply rejection ratio of 100 dB allows the amplifiers to be powered directly off a decaying battery voltage, simplifying design and extending battery life.
The MAX4291/MAX4292/MAX4294 are ideally suited for use with most battery-powered systems. Table 1 lists a

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 



Figure 4. Offset Voltage vs. Supply Voltage


Figure 5. Supply Current per Amplifier vs. Supply Voltage
variety of typical battery types showing voltage when fresh, voltage at end-of-life, capacity, and approximate operating time from a MAX4291 (assuming nominal conditions).
Although the amplifiers are fully guaranteed over temperature for operation down to a 1.8 V single supply, even lower voltage operation is possible in practice. Figures 4 and 5 show the offset voltage and supply current as a function of supply voltage and temperature.

## Load-Driving Capability

The MAX4291/MAX4292/MAX4294 are fully guaranteed over temperature and supply voltage range to drive a maximum resistive load of $2 \mathrm{k} \Omega$ to $\mathrm{Vcc} / 2$, although heavier loads can be driven in many applications. The rail-to-rail output stage of the amplifier can be modeled


Figure 6a. Output Source Current vs. Temperature


Figure 6b. Output Sink Current vs. Temperature
as a current source when driving the load toward Vcc, and as a current sink when driving the load toward Vee. The limit of this current source/sink varies with supply voltage, ambient temperature, and lot-to-lot variations of the units.
Figures 6 a and 6 b show the typical current source and sink capabilities of the MAX4291/MAX4292/MAX4294 family as a function of supply voltage and ambient temperature. The contours on the graph depict the output current value, based on driving the output voltage to within $50 \mathrm{mV}, 100 \mathrm{mV}$, and 200 mV of either power-supply rail.
For example, a MAX4291 running from a single 1.8 V supply, operating at $\mathrm{TA}^{2}=+25^{\circ} \mathrm{C}$ can source 3.5 mA to

## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps



Figure 7a. Using a Resistor to Isolate a Capacitive Load from the Op Amp


Figure 7b. Pulse Response Without Isolating Resistor
within 100 mV of $\operatorname{Vcc}$ and is capable of driving a $485 \Omega$ load resistor to VEE:

$$
R_{\mathrm{L}}=\frac{(1.8 \mathrm{~V}-0.1 \mathrm{~V})}{3.5 \mathrm{~mA}}=485 \Omega \text { to } \mathrm{V}_{\mathrm{EE}}
$$

The same application can drive a $220 \mathrm{k} \Omega$ load resistor when terminated in $\mathrm{V}_{\mathrm{Cc}} / 2$ ( 0.9 V in this case).

Driving Capacitive Loads
The MAX4291/MAX4292/MAX4294 are unity-gain stable for loads up to 100pF (see the Load Resistor vs. Capacitive Load graph in the Typical Operating Characteristics). Applications that require greater capacitive-drive capability should use an isolation


Figure 7c. Pulse Response with Isolating Resistor (100 )
resistor between the output and the capacitive load (Figure 7). Note that this alternative results in a loss of gain accuracy because RISO forms a voltage divider with the load resistor.

Power-Supply Bypassing and Layout The MAX4291/MAX4292/MAX4294 family operates from either a single 1.8 V to 5.5 V supply or dual $\pm 0.9 \mathrm{~V}$ to $\pm 2.75 \mathrm{~V}$ supplies. For single-supply operation, bypass the power supply with a 100 nF capacitor to $\mathrm{V}_{\mathrm{EE}}$ (in this case GND). For dual-supply operation, both the VCC and the VEE supplies should be bypassed to ground with separate 100nF capacitors.
Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close as possible to the op amp. Surface-mount components are an excellent choice.

## Using the MAX4291/MAX4292/MAX4294 as Comparators

Although optimized for use as operational amplifiers, the MAX4291/MAX4292/MAX4294 can also be used as rail-to-rail I/O comparators. Typical propagation delay depends on the input overdrive voltage, as shown in Figure 8. External hysteresis can be used to minimize the risk of output oscillation. The positive feedback circuit, shown in Figure 9, causes the input threshold to change when the output voltage changes state. The two thresholds create a hysteresis band that can be calculated by the following equations:

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 



Figure 8. Propagation Delay vs. Input Overdrive

$$
\begin{aligned}
& V_{H Y S T}=V_{H I}-V_{\text {LO }} \\
& V_{H I}=\left[1+\frac{R 1}{R 2}+\frac{R 1}{R_{H Y S T}}\right] V_{\text {REF }} \\
& V_{\text {LO }}=V_{H I}-\left(\frac{R 1}{R_{H Y S T}}\right) V_{C C}
\end{aligned}
$$

When the output of the comparator is low, the supply current increases. The output stage has biasing circuitry to monitor the output current. When the amplifier is used as a comparator, the output stage is overdriven and the current through the biasing circuitry increases to maximum. For the MAX4291, typical supply currents increase to 1.5 mA with $\mathrm{VCC}=1.8 \mathrm{~V}$ and to 9 mA when $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ (Figure 10).

## Using the MAX4291/MAX4292/MAX4294 as Low-Power Current Monitors

The MAX4291/MAX4292/MAX4294 are ideal for applications powered from a two-cell battery stack. Figure 11 shows an application circuit in which the MAX4291 is used for monitoring the current of a two-cell battery stack. In this circuit, a current load is applied, and the voltage drop at the battery terminal is sensed.
The voltage on the load side of the battery stack is equal to the voltage at the emitter of Q1 due to the feedback loop containing the op amp. As the load current increases, the voltage drop across R1 and R2 increases. Thus, R2 provides a fraction of the load current (set by the ratio of R 1 and R 2 ) that flows into the


Figure 9. Hysteresis Comparator Circuit


Figure 10. Maximum Supply Current per Amplifier vs. Supply Voltage
emitter of the PNP transistor. Neglecting PNP base current, this current flows into R3, producing a ground-referenced voltage proportional to the load current. To minimize errors, scale R1 to give a voltage drop that is large enough in comparison to the op amp's Vos.
Calculate the output voltage of the application using the following equation:

$$
V_{\text {OUT }}=\left[\mathrm{L}_{\text {LOAD }} \times\left(\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right] \times \mathrm{R} 3
$$

# Ultra－Small，1．8V，$\mu$ Power， Rail－to－Rail I／O Op Amps 

For a 1 V output and a current load of 50 mA ，the choice of resistors can be R1 $=2 \Omega, \mathrm{R} 2=100 \mathrm{k} \Omega$ ，and $\mathrm{R} 3=$ $1 \mathrm{M} \Omega$ ．

## UCSP Information

## Layout Issues

Design the layout for the IC to be as compact as possi－ ble to minimize parasitics．The UCSP uses a bump pitch of 0.5 mm （ 19.7 mil ）and bump diameter of 0.3 （ $\sim 12 \mathrm{mil}$ ）．Therefore，lay out the solder－pad spacing on 0.5 mm （ 19.7 mil ）centers，using a pad size of 0.25 mm （ $\sim 10 \mathrm{mil}$ ）and a solder mask opening of 0.33 mm （13mil）． Round or square pads are permissible．Connect multi－ ple vias from the ground plane as close to the ground pins as possible．
Install capacitors as close as possible to the IC supply voltage pin．Place the ground end of these capacitors near the IC GND pins to provide a low－impedance return path for the signal current．

Prototype Chip Installation
Alignment keys on the PC board，around the area where the chip is located，will be helpful in the proto－ type assembly process．It is better to align the chip on the board before any other components are placed， and then place the board on a hot plate or hot surface until the solder starts melting．Remove the board from the hot plate without disturbing the position of the chip and let it cool down to room temperature before pro－ cessing the board further．

## UCSP Reliability

The UCSP represents a unique packaging form factor that may not perform as well as a packaged product through traditional mechanical reliability tests．UCSP reliability is integrally linked to the user＇s assembly methods，circuit board material，and usage environ－ ment．The user should closely review these areas when considering use of a UCSP．
Performance through operating－life test and moisture resistance remains uncompromised．The wafer－fabrica－ tion process primarily determines the performance． Mechanical stress performance is a greater considera－ tion for UCSPs．UCSPs are attached through direct sol－ der contact to the user＇s PC board，foregoing the inherent stress relief of a packaged product lead frame． Solder－joint contact integrity must be considered． Comprehensive reliability tests have been performed and are available upon request．In conclusion，the UCSP performs reliably through environmental stresses．


Figure 11．Current Monitor for a 2－Cell Battery Stack


Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps


## Chip Information

MAX4291 TRANSISTOR COUNT: 149
MAX4292 TRANSISTOR COUNT: 356
MAX4294 TRANSISTOR COUNT: 747
PROCESS: BiCMOS

# Ultra－Small，1．8V，$\mu$ Power， Rail－to－Rail I／O Op Amps 

## Package Information

（The package drawing（s）in this data sheet may not reflect the most current specifications．For the latest package outline information， go to www．maxim－ic．com／packages．）


## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Note: The MAX4292 does not have an exposed pad.


Note: The MAX4294 does not have an exposed pad.

# Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Ultra-Small, 1.8V, $\mu$ Power, Rail-to-Rail I/O Op Amps

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
$\underline{M A X 4292 E S A+} \underline{M A X 4292 E S A+T}$ MAX4292EUA+ MAX4292EUA+T MAX4292EBL+T


[^0]:    - Ultra-Low Voltage Operation—Guaranteed Down to 1.8 V
    - 100 1 A Supply Current per Amplifier
    - 500kHz Gain-Bandwidth Product
    - 120dB Open-Loop Voltage Gain ( $R_{L}=100 k \Omega$ )
    - 0.017\% Total Harmonic Distortion Plus Noise (THD + N) at 1 kHz
    - Rail-to-Rail Input Common-Mode Range
    - Rail-to-Rail Output Drives $2 k \Omega$ Load
    - No Phase Reversal for Overdriven Inputs
    - Unity-Gain Stable for Capacitive Loads up to 100pF
    - $200 \mu \mathrm{~V}$ Input Offset Voltage (MAX4292/MAX4294)
    - Single in Small 5-Pin SC70
    - Available in Ultra-Small Packages:

