


Datasheet

N-channel 500 V, 2.8 Ω typ., 2.3 A SuperMESH™ Power MOSFETs in IPAK and DPAK packages







Order co

Features

Order codes	V _{DSS}	R _{DS(on)} max.	P _{TOT}	Package
STD3NK50Z-1	500 V	3.3 Ω	45 \	IPAK
STD3NK50ZT4	300 V	3.3 12	45 W	DPAK

- · Extremely high dv/dt capability
- 100% avalanche tested
- · Gate charge minimized
- · Very low intrinsic capacitance
- · Zener-protected

Applications

· Switching applications

Description

These high-voltage devices are Zener-protected N-channel Power MOSFETs developed using the SuperMESH™ technology by STMicroelectronics, an optimization of the well-established PowerMESH™. In addition to a significant reduction in on-resistance, these devices are designed to ensure a high level of dv/dt capability for the most demanding applications.

Product status link			
STD3NK50Z-1			
STD3NK50ZT4			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	500	V
V _{GS}	Gate-source voltage	±30	V
I _D	Drain current (continuous) at T _C = 25 °C	2.3	А
I _D	Drain current (continuous) at T _C = 100 °C	1.45	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	9.2	А
P _{TOT}	Total dissipation at T _C = 25 °C	45	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
ESD	Gate-source human body model (C = 100 pF, R = 1.5 kΩ)	2	kV
Tj	Operating junction temperature range	FF to 150	°C
T _{stg}	Storage temperature range	-55 to 150	C

^{1.} Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol Parameter		Value		Unit
Symbol	r aranneter		DPAK	
R _{thj-case}	Thermal resistance junction- case	2.78		°C/W
R _{thj-amb}	Thermal resistance junction-ambient	100		°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	50		°C/W

^{1.} When mounted on an 1-inch² FR-4, 2oz Cu board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive $ (\text{pulse width limited by T}_j \text{ max}) $	2.3	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	120	mJ

DS3956 - Rev 3 page 2/21

^{2.} $I_{SD} \le 2 A$, $di/dt \le 200 A/\mu s$, $V_{DD} \le V_{(BR)DSS}$.



2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	500			V
	Zana mata waltana duain	V _{GS} = 0 V, V _{DS} = 500 V			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±10	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 1.15 A		2.8	3.3	Ω

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V = 25 V f = 1 MHz		280		
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	42		,
C _{rss}	Reverse transfer capacitance	VGS = 0 V		8		pF
C _{oss eq.} (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 V to 400 V	-	27.5		
t _{d(on)}	Turn-on delay time	V _{DD} = 250 V, I _D = 1.15 A,		8		
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$		13		
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times	-	24		ns
t _f	Fall time	and Figure 18. Switching time waveform)		14		
Qg	Total gate charge	V _{DD} = 400 V, I _D = 2.3 A,		11	15	
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	2.5		nC
Q_{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)		5.6		

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2.3	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		9.2	A
V _{SD} (2)	Forward on voltage	I _{SD} = 2.3 A, V _{GS} = 0 V	-		1.6	V

DS3956 - Rev 3 page 3/21



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{rr}	Reverse recovery time	I _{SD} = 2.3 A, di/dt = 100 A/μs	-	250		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 40 V	-	745		nC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	6		А
t _{rr}	Reverse recovery time	I _{SD} = 2.3 A, di/dt = 100 A/μs	-	300		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 40 V, T _j = 150 °C	-	960		nC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	6.2		Α

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5 %.

Table 7. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ±1 mA, I _D = 0 A	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


DS3956 - Rev 3 page 4/21





2.1 Electrical characteristics (curves)











DS3956 - Rev 3 page 5/21



Figure 7. Normalized gate threshold voltage vs temperature




Figure 8. Static drain-source on resistance




Figure 9. Source-drain diode forward characteristic




Figure 10. Maximum avalanche energy vs temperature




Figure 11. Normalized V_{(BR)DSS} vs temperature





Figure 12. Normalized on resistance vs temperature



DS3956 - Rev 3 page 6/21

AM01469v1



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS3956 - Rev 3 page 7/21



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


DS3956 - Rev 3 page 8/21




4.1 IPAK (TO-251) type A package information

Figure 19. IPAK (TO-251) type A package outline







0068771_IK_typeA_rev14

DS3956 - Rev 3 page 9/21



Table 8. IPAK (TO-251) type A package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	

DS3956 - Rev 3 page 10/21



4.2 IPAK (TO-251) type C package information

Figure 20. IPAK (TO-251) type C package outline



0068771_IK_typeC_rev14

DS3956 - Rev 3

Downloaded from Arrow.com.



Table 9. IPAK (TO-251) type C package mechanical data


Dim.		mm	
Dim.	Min.	Тур.	Max.
А	2.20	2.30	2.35
A1	0.90	1.00	1.10
b	0.66		0.79
b2			0.90
b4	5.23	5.33	5.43
С	0.46		0.59
c2	0.46		0.59
D	6.00	6.10	6.20
D1	5.20	5.37	5.55
E	6.50	6.60	6.70
E1	4.60	4.78	4.95
е	2.20	2.25	2.30
e1	4.40	4.50	4.60
Н	16.18	16.48	16.78
L	9.00	9.30	9.60
L1	0.80	1.00	1.20
L2	0.90	1.08	1.25
θ1	3°	5°	7°
θ2	1°	3°	5°

DS3956 - Rev 3 page 12/21



4.3 DPAK (TO-252) type A package information

Figure 21. DPAK (TO-252) type A package outline



0068772_A_25



Table 10. DPAK (TO-252) type A mechanical data


Dim.	mm			
Dim.	Min.	Тур.	Max.	
А	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	4.60	4.70	4.80	
е	2.159	2.286	2.413	
e1	4.445	4.572	4.699	
Н	9.35		10.10	
L	1.00		1.50	
(L1)	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	


DS3956 - Rev 3 page 14/21





4.4 DPAK (TO-252) type C package information


Figure 22. DPAK (TO-252) type C package outline











0068772_C_25




Table 11. DPAK (TO-252) type C mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
A	2.20	2.30	2.38	
A1	0.90	1.01	1.10	
A2	0.00		0.10	
b	0.72		0.85	
b4	5.13	5.33	5.46	
С	0.47		0.60	
c2	0.47		0.60	
D	6.00	6.10	6.20	
D1	5.25			
Е	6.50	6.60	6.70	
E1	4.70			
е	2.186	2.286	2.386	
Н	9.80	10.10	10.40	
L	1.40	1.50	1.70	
L1	2.90 REF			
L2	0.90		1.25	
L3	0.51 BSC			
L4	0.60	0.80	1.00	
L6	1.80 BSC			
θ1	5°	7°	9°	
θ2	5°	7°	9°	
V2	0°		8°	

DS3956 - Rev 3 page 16/21



Figure 23. DPAK (TO-252) recommended footprint (dimensions are in mm)



FP_0068772_25_C

DS3956 - Rev 3 page 17/21



5 Ordering information

Table 12. Order codes

Order code	Marking	Package	Packing
STD3NK50Z-1	D3NK50Z	IPAK	Tube
STD3NK50ZT4		DPAK	Tape and reel



Revision history

Table 13. Document revision history

Date	Version	Changes
09-Jul-2004	1	First release.
17-Jan-2005	2	Complete version
		Removed maturity status indication from cover page. The document status is production data.
		The part number STQ3NK50ZR-AP has been moved to a separate datasheet.
03-Aug-2018	3	Updated Section 1 Electrical ratings, Section 2 Electrical characteristics and Section 4 Package information.
		Added Section 5 Ordering information.
		Minor text changes.



Contents

1	Elec	etrical ratings	2			
2	Electrical characteristics					
	2.1	Electrical characteristics (curves)	5			
3	Test	circuits	7			
4	Pac	Package information				
	4.1	IPAK (TO-251) type A package information	8			
	4.2	IPAK (TO-251) type C package information	10			
	4.3	DPAK (TO-252) type A package information	12			
	4.4	DPAK (TO-252) type C package information	14			
5	Ord	ering information	18			
Rev	vision	history	19			



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS3956 - Rev 3 page 21/21