



Order

Now







#### **TPS22965-Q1**

SLVSCI3D - APRIL 2014 - REVISED DECEMBER 2019

# TPS22965x-Q1 5.5-V, 4-A, 16-m $\Omega$ On-Resistance Load Switch


## Features

- **Qualified for Automotive Applications** 
  - AEC-Q100 Qualified
  - Device Temperature Grade 2: -40°C to +105°C (TPS22965-Q1, TPS22965N-Q1)
  - Device Temperature Grade 1: –40°C to +125°C (TPS22965W-Q1, TPS22965NW-Q1)
  - Device HBM ESD Classification Level 3A
  - Device CDM ESD Classification Level C6
- Functional safety capable
  - Documentation available to aid functional safety system design
- Integrated Single Channel Load Switch
- Input Voltage Range: 0.8 V to 5.5 V
- Ultra-Low On Resistance (R<sub>ON</sub>)
  - $R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 5 \text{ V} (V_{BIAS} = 5 \text{ V})$
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 3.6 V (V<sub>BIAS</sub> = 5 V)
  - R<sub>ON</sub> = 16 m $\Omega$  at V<sub>IN</sub> = 1.8 V (V<sub>BIAS</sub> = 5 V)
- 4-A Maximum Continuous Switch Current
- Low Quiescent Current (50 µA)
- Low Control Input Threshold Enables Use of 1.2-, 1.8-, 2.5- and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD) (TPS22965-Q1 and TPS22965W-Q1 Only)
- WSON 8-pin Package with Thermal Pad

#### Applications 2

- **Automotive Electronics**
- Infotainment
- ADAS (Advanced Driver Assistance Systems)

### **Simplified Schematic**



## 3 Description


The TPS22965x-Q1 is a small, ultralow-R<sub>ON</sub>, singlechannel load switch with controlled turn on. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 4 A. The VOUT rise time is configurable so that inrush current may be reduced. The TPS22965-Q1 and TPS22965W-Q1 devices include a 225- $\Omega$  on-chip load resistor for quick output discharge when the switch is turned off.

The TPS22965x-Q1 devices are available in a small, space-saving 2-mm × 2-mm 8-pin WSON package (DSG0008A) with integrated thermal pad allowing for high power dissipation. The TPS22965-Q1 and devices are characterized for TPS22965N-Q1 operation over the free-air temperature range of -40°C to 105°C. Furthermore, the TPS22965W-Q1 and TPS22965NW-Q1 devices feature wettable flanks in the same WSON package (DSG0008B) and it is characterized for operation over the free-air temperature range of -40°C to +125°C.

#### Device Information <sup>(1)</sup>

PART NUMBER	PACKAGEBODY SIZE (NOM)DSG0008A WSON (8)2.00 mm × 2.00 mmDSG0008B WSON (8)2.00 mm × 2.00 mm	
TPS22965-Q1	DSG0008A	
TPS22965N-Q1	WSON (8)	0.00
TPS22965W-Q1	DSG0008B	2.00 mm × 2.00 mm
TPS22965NW-Q1	WSON (8)	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## $R_{ON}$ vs $V_{IN}$ ( $V_{BIAS}$ = 5 V, $I_{OUT}$ = -200 mA)



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

ISTRUMENTS

www.ti.com

ÈXAS

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics—V <sub>BIAS</sub> = 5 V5
	7.6	Electrical Characteristics—V <sub>BIAS</sub> = 2.5 V7
	7.7	Switching Characteristics
	7.8	Typical Characteristics 10
8	Para	ameter Measurement Information 15
9	Deta	ailed Description 16
	9.1	Overview
	9.2	Functional Block Diagram 16

	9.3	Feature Description	17
	9.4	Device Functional Modes	17
10	Арр	lication and Implementation	18
	10.1	-	
	10.2	Typical Application	
11		ver Supply Recommendations	
12		out	
	12.1	Layout Guidelines	21
	12.2	Layout Example	21
	12.3	Thermal Consideration	21
13	Dev	ice and Documentation Support	22
	13.1		
	13.2	Receiving Notification of Documentation Updates	22
	13.3	Community Resources	22
	13.4	Trademarks	22
	13.5	Electrostatic Discharge Caution	22
	13.6	Glossary	22
14	Mec	hanical, Packaging, and Orderable	
	Info	mation	22

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (September 2016) to Revision D	Page
Added Functional safety capable link to the <i>Features</i> section	1
Changes from Revision B (December 2015) to Revision C	Page
• Added package designators in the <i>Description</i> section and <i>Thermal Information</i> table	1
Changes from Revision A (June 2015) to Revision B	Page
Updated status of TPS22965W-Q1 part to ACTIVE	
Added 125°C temperature performance to typical AC timing parameters	
Changes from Original (April 2014) to Revision A	Page
Added TPS22965N-Q1 part number.	
Updated Thermal Information table.	
• Updated typical AC timing parameters (tables, graphs and scope captures)	

# 5 Device Comparison Table

DEVICE	R <sub>ON</sub> AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE	PACKAGE WITH WETTABLE FLANKS	MAXIMUM OUTPUT CURRENT	TEMPERATURE RANGE
TPS22965-Q1	16 m $\Omega$	Yes	No	4 A	–40°C to +105°C
TPS22965N-Q1	16 m $\Omega$	No	No	4 A	–40°C to +105°C
TPS22965W-Q1	16 mΩ	Yes	Yes	4 A	-40°C to +125°C
TPS22965NW-Q1	16 mΩ	No	Yes	4 A	–40°C to +125°C

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	10	DESCRIPTION
1	VIN	Ι	Switch input. Input bypass capacitor recommended for minimizing V <sub>IN</sub> dip. Must be connected to Pin 1 and Pin 2. See the <i>Application and Implementation</i> section for more information
3	ON	I	Active high switch control input. Do not leave floating
4	VBIAS	Ι	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See the <i>Application and Implementation</i> section for more information
5	GND	_	Device ground
6	СТ	0	Switch slew rate control. Can be left floating. See the <i>Application and Implementation</i> section for more information
7 8	VOUT	0	Switch output
_	Thermal pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines

TEXAS INSTRUMENTS

www.ti.com

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT <sup>(2)</sup>
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>OUT</sub>	Output voltage	-0.3	6	V
V <sub>BIAS</sub>	Bias voltage	-0.3	6	V
V <sub>ON</sub>	On voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current		4	А
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		6	А
TJ	Maximum junction temperature		150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

## 7.2 ESD Ratings

		VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	V
Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	v
_	Electrostatic discharge	Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> ±4000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage		0.8	$V_{BIAS}$	V
V <sub>BIAS</sub>	Bias voltage		2.5	5.5	V
V <sub>ON</sub>	ON voltage		0	5.5	V
V <sub>OUT</sub>	Output voltage			V <sub>IN</sub>	V
VIH	High-level input voltage, ON	V <sub>BIAS</sub> = 2.5 V to 5.5 V	1.2	5.5	V
V <sub>IL</sub>	Low-level input voltage, ON	$V_{BIAS} = 2.5 V \text{ to } 5.5 V$	0	0.5	V
C <sub>IN</sub>	Input capacitor		1 <sup>(1)</sup>		μF
-	Operating free-air temperature <sup>(2)</sup>	TPS22965N-Q1, TPS22965-Q1	-40	105	°C
IA	Operating nee-air temperature (-)	TPS22965NW-Q1, TPS22965W-Q1	-40	125	۰L

(1) See the Application and Implementation section.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $[T_{A(max)}]$  is dependent on the maximum operating junction temperature  $[T_{J(max)}]$ , the maximum power dissipation of the device in the application  $[P_{D(max)}]$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(R_{J0A})$ , as given by the following equation:  $T_{A(max)} = T_{J(max)} - (R_{0JA} \times P_{D(max)})$ 

## 7.4 Thermal Information

		TPS22965-Q1, TPS22965N-Q1	TPS22965W-Q1, TPS22965NW-Q1	
	THERMAL METRIC <sup>(1)</sup>	DSG0008A (WSON)	DSG0008B (WSON)	UNIT
		8 PINS	8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	72.3	67.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.1	95	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.1	37.4	°C/W
ΨJT	Junction-to-top characterization parameter	3.3	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.5	37.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	13.2	8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics—V<sub>BIAS</sub> = 5 V

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: -40°C  $\leq T_A \leq +105$ °C (TPS22965N-Q1, TPS22965-Q1), -40°C  $\leq T_A \leq +125$ °C (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for  $T_A = 25$ °C.

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
POWER SU	JPPLIES AND CURRENTS							
1. 1/	V quieseent ourrent	I <sub>OUT</sub> = 0 mA,		-40°C to +105°C		50	75	
I <sub>Q</sub> V <sub>BIAS</sub>	V <sub>BIAS</sub> quiescent current	$V_{IN} = V_{ON} = V_{BIAS} = 5 V$ $V_{ON} = GND, V_{OUT} = 0 V$ $V_{IN} = 5 V$ $V_{IN} = 3.3 V$		-40°C to +125°C		50	75	μA
1 1/			0.)/	-40°C to +105°C			2	
I <sub>SD</sub> V <sub>BIAS</sub>	V <sub>BIAS</sub> shutdown current	$v_{ON} = GND, v_{OUT} =$	= 0 V	-40°C to +125°C			2	μA
		-		-40°C to +105°C		0.2	8	
			$v_{IN} = 5 V$	-40°C to +125°C			36	
				-40°C to +105°C		0.02	3	
				-40°C to +125°C			13	
I <sub>SD</sub> V <sub>IN</sub>	V <sub>IN</sub> off-state supply current	$V_{OUT} = 0 V$	V 4.0.V	-40°C to +105°C		0.01	2	μA
			$V_{IN} = 1.8 V$	-40°C to +125°C			6	
				-40°C to +105°C		0.005	1	
	V <sub>IN</sub> = 0.8 V	-40°C to +125°C			4			
				-40°C to +105°C			0.5	
I <sub>ON</sub>	ON pin input leakage current	$V_{ON} = GND,$ $V_{OUT} = 0 V$ $V_{IN} = 1.8 V$	-40°C to +125°C			0.5	μA	



## Electrical Characteristics—V<sub>BIAS</sub> = 5 V (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: -40°C  $\leq T_A \leq +105$ °C (TPS22965N-Q1, TPS22965-Q1), -40°C  $\leq T_A \leq +125$ °C (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for  $T_A = 25$ °C.

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
RESISTA	NCE CHARACTERISTICS						
				25°C	16	23	
			), <u> </u>	-40°C to +105°C 965N-Q1, 965-Q1		25	
			$V_{IN} = 5 V$	-40°C to +105°C 965NW-Q1, 965W-Q1		26	mΩ
			-40°C to +125°C		28	1	
			25°C	16	23		
				-40°C to +105°C 965N-Q1, 965-Q1		25	
			V <sub>IN</sub> = 3.3 V	-40°C to +105°C 965NW-Q1, 965W-Q1		26	mΩ
				-40°C to +125°C		27	
				25°C	16	23	
			V <sub>IN</sub> = 1.8 V	-40°C to +105°C 965N-Q1, 965-Q1		25	
				-40°C to +105°C 965NW-Q1, 965W-Q1		26	- mΩ
		I <sub>OUT</sub> = -200 mA,		-40°C to +125°C		27	
R <sub>ON</sub>	ON-state resistance	$V_{BIAS} = 5 V$		25°C	16	23	
				-40°C to +105°C 965N-Q1, 965-Q1		25	
			V <sub>IN</sub> = 1.5 V	-40°C to +105°C 965NW-Q1, 965W-Q1		26	-
				-40°C to +125°C		27	
				25°C	16	23	mΩ
				-40°C to +105°C 965N-Q1, 965-Q1		25	
			V <sub>IN</sub> = 1.2 V	-40°C to +105°C 965NW-Q1, 965W-Q1		26	
				-40°C to +125°C		27	1
				25°C	16	23	
				-40°C to +105°C 965N-Q1, 965-Q1		25	
			V <sub>IN</sub> = 0.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1		26	- mΩ
				-40°C to +125°C		27	1
<b>a</b> (1)				-40°C to +105°C	225	300	_
₹ <sub>PD</sub> <sup>(1)</sup>	Output pull-down resistance	$V_{\rm IN} = 5 \text{ V}, \text{ V}_{\rm ON} = 0$	v, I <sub>OUT</sub> = 1 mA	-40°C to +125°C	225	300	Ω

(1) TPS22965-Q1 and TPS22965W-Q1 Only



## 7.6 Electrical Characteristics—V<sub>BIAS</sub> = 2.5 V

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature:  $-40^{\circ}C \leq T_A \leq +105^{\circ}C$  (TPS22965N-Q1, TPS22965-Q1),  $-40^{\circ}C \leq T_A \leq +125^{\circ}C$  (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for  $T_A = 25^{\circ}C$ .

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN TYP	MAX	UNIT
POWER SU	UPPLIES AND CURRENTS						
1. 1/	V guiocoant ourront	I <sub>OUT</sub> = 0 mA,		–40°C to +105°C	20	30	
$I_Q V_{BIAS}$	V <sub>BIAS</sub> quiescent current	$V_{IN} = V_{ON} = V_{BIAS}$	s = 2.5 V	-40°C to 125°C	20	30	μA
1 1/	V obutdown ourroat		0.14	–40°C to +105°C		2	
I <sub>SD</sub> V <sub>BIAS</sub> V <sub>BIAS</sub> shutdown current		$V_{ON} = GND, V_{OUT}$	f = 0 v	-40°C to 125°C		2	μA
		V <sub>ON</sub> = GND, V <sub>OUT</sub> = 0 V	V 25V	–40°C to +105°C	0.01	3	
			V <sub>IN</sub> = 2.5 V	-40°C to 125°C		13	l
			V <sub>IN</sub> = 1.8 V	–40°C to +105°C	0.01	2	
1 1/				–40°C to 125°C		6	
$I_{SD} V_{IN}$	V <sub>IN</sub> off-state supply current			–40°C to +105°C	0.005	2	
			V <sub>IN</sub> = 1.2 V	–40°C to 125°C		6	l
			V 0.9.V	–40°C to +105°C	0.003	1	l
		V <sub>IN</sub> = 0.8 V		-40°C to 125°C		4	l
1	ON nin input lookage ourrent	V <sub>ON</sub> = 5.5 V		–40°C to +105°C		0.5	
I <sub>ON</sub>	ON pin input leakage current			–40°C to +125°C		0.5	μA



## Electrical Characteristics—V<sub>BIAS</sub> = 2.5 V (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: -40°C  $\leq T_A \leq +105$ °C (TPS22965N-Q1, TPS22965-Q1), -40°C  $\leq T_A \leq +125$ °C (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for  $T_A = 25$ °C.

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN	TYP	MAX	UNI
RESISTAN	NCE CHARACTERISTICS							
				25°C		20	26	
			N 05.V	–40°C to +105°C 965N-Q1, 965-Q1			28	
		V <sub>IN</sub> = 2.5 V	-40°C to 105°C 965NW-Q1, 965W-Q1			32	mΩ	
				-40°C to +125°C			34	
				25°C		19	26	
			V 40.V	–40°C to +105°C 965N-Q1, 965-Q1			28	
			V <sub>IN</sub> = 1.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			30	mΩ
R <sub>ON</sub>	ON-state resistance	I <sub>OUT</sub> = –200 mA, V <sub>BIAS</sub> = 2.5 V		-40°C to +125°C			32	
				25°C		18	25	
				–40°C to +105°C 965N-Q1, 965-Q1			27	
			V <sub>IN</sub> = 1.5 V	-40°C to +105°C 965NW-Q1/965W-Q1			29	mΩ
				-40°C to +125°C			31	
				25°C		18	25	
				–40°C to +105°C 965N-Q1, 965-Q1		2	27	
			V <sub>IN</sub> = 1.2 V	-40°C to +105°C 965NW-Q1, 965W-Q1			28	mΩ
				-40°C to +125°C			30	
				25°C		17	25	
				–40°C to +105°C 965N-Q1, 965-Q1				
			V <sub>IN</sub> = 0.8 V	-40°C to +105°C 965NW-Q1, 965W-Q1			28	۳Q
				-40°C to +125°C			30	
R <sub>PD</sub> <sup>(1)</sup>	Output pulldown resistance	V <sub>IN</sub> = 2.5 V, V <sub>ON</sub> =	$0 \sqrt{1} = 1 m^{1}$	–40°C to +105°C		275	325	Ω
NPD '''	Output pulldown resistance	$v_{IN} = 2.5 v, v_{ON} =$	$v$ , $v_{OUT} = 1$ mA	-40°C to +125°C		275	330	Ω

(1) TPS22965-Q1 and TPS22965W-Q1 only

### 7.7 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). These switching characteristics are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition before the ON pin is asserted high.

	PARAMETER	TEST CONDITIONS	MIN TYP	
V <sub>IN</sub> = \	/ <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, T <sub>A</sub> = 25	⁰C (unless otherwise noted)	U	
t <sub>ON</sub>	Turnon time		1600	μs
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 Ω, $C_L$ = 0.1 μF, $C_T$ = 1000 pF, $C_{IN}$ = 1 μF	9	μs
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_{IN}$ = 1 $\muF$	1985	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	3	μs
t <sub>D</sub>	ON delay time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\mu F,C_T$ = 1000 pF, $C_{IN}$ = 1 $\mu F$	660	μs
$V_{IN} = 0$	0.8 V, V <sub>ON</sub> = V <sub>BIAS</sub> = 5 V, 1	Γ <sub>A</sub> = 25ºC (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	730	μs
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	100	μs
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\mu F,C_T$ = 1000 pF, $C_{IN}$ = 1 $\mu F$	380	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\mu F,C_T$ = 1000 pF, $C_{IN}$ = 1 $\mu F$	8	μs
t <sub>D</sub>	ON delay time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	560	μs
$V_{IN} = 2$	2.5 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2	2.5 V, T <sub>A</sub> = 25ºC (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	2435	μs
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	9	μs
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	2515	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	4	μs
t <sub>D</sub>	ON delay time	$R_L$ = 10 $\Omega$ , $C_L$ = 0.1 $\muF$ , $C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	1230	μs
$V_{IN} = 0$	0.8 V, V <sub>ON</sub> = 5 V, V <sub>BIAS</sub> = 2	2.5 V, T <sub>A</sub> = 25ºC (unless otherwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	1565	μs
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	70	μs
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \; \Omega,  C_L = 0.1 \; \mu F,  C_T = 1000 \; pF,  C_{IN} = 1 \; \mu F$	930	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega,C_L$ = 0.1 $\muF,C_T$ = 1000 pF, $C_IN$ = 1 $\muF$	8	μs
t <sub>D</sub>	ON delay time	$R_L$ = 10 Ω, $C_L$ = 0.1 μF, $C_T$ = 1000 pF, $C_{IN}$ = 1 μF	1110	μs


TPS22965-Q1 SLVSCI3D – APRIL 2014–REVISED DECEMBER 2019 Texas Instruments

www.ti.com

## 7.8 Typical Characteristics

### 7.8.1 Typical DC Characteristics

 $T_A = 125^{\circ}C$  data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.






# SLVSCI3D - APRIL 2014-REVISED DECEMBER 2019

**TPS22965-Q1** 

#### www.ti.com


## **Typical DC Characteristics (continued)**

T<sub>A</sub> = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




## **Typical DC Characteristics (continued)**

T<sub>A</sub> = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.



### 7.8.2 Typical Switching Characteristics

 $T_A = 25^{\circ}C$ ,  $C_T = 1000 \text{ pF}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_L = 0.1 \text{ }\mu\text{F}$ ,  $R_L = 10 \Omega$  (unless otherwise specified).  $T_A = 125^{\circ}C$  data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




NSTRUMENTS

Texas



### **Typical Switching Characteristics (continued)**


 $T_A = 25^{\circ}C$ ,  $C_T = 1000 \text{ pF}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_L = 0.1 \text{ }\mu\text{F}$ ,  $R_L = 10 \Omega$  (unless otherwise specified).  $T_A = 125^{\circ}C$  data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.





## **Typical Switching Characteristics (continued)**


 $T_A = 25^{\circ}C$ ,  $C_T = 1000 \text{ pF}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_L = 0.1 \text{ }\mu\text{F}$ ,  $R_L = 10 \Omega$  (unless otherwise specified).  $T_A = 125^{\circ}C$  data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.






### **Typical Switching Characteristics (continued)**

 $T_A = 25^{\circ}C$ ,  $C_T = 1000 \text{ pF}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_L = 0.1 \text{ }\mu\text{F}$ ,  $R_L = 10 \Omega$  (unless otherwise specified).  $T_A = 125^{\circ}C$  data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.



### 8 Parameter Measurement Information



A. Rise and fall times of the control signal are 100 ns.

Figure 32. Test Circuit




Figure 33. t<sub>ON</sub> and t<sub>OFF</sub> Waveforms

TEXAS INSTRUMENTS

www.ti.com


### 9 Detailed Description

### 9.1 Overview

The TPS22965x-Q1 is a single channel, 4-A load switch in an 8-pin WSON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

#### 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 Adjustable Rise Time

(1)

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap must be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when  $V_{BIAS}$  is set to 5 V is shown in Equation 1. This equation accounts for 10% to 90% measurement on  $V_{OUT}$  and does **NOT** apply for CT = 0 pF. Use Table 1 to determine rise times for when CT = 0 pF.

 $SR = 0.38 \times CT + 34$ 

where

- SR = slew rate (in  $\mu$ s/V)
- CT = the capacitance value on the CT pin (in pF)
- The units for the constant 34 are  $\mu$ s/V. The units for the constant 0.38 are  $\mu$ s/(V × pF).

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device. The rise times listed in Table 1 are only valid for the power-up sequence where  $V_{IN}$  and  $V_{BIAS}$  are already in steady state condition before the ON pin is asserted high.

	RISE TIME (µs) 10% - 90%, C <sub>L</sub> = 0.1 µF, C <sub>IN</sub> = 1 µF, R <sub>L</sub> = 10 $\Omega$ , V <sub>BIAS</sub> = 5 V <sup>(1)</sup>												
CT (pF)	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.05 V	VIN = 0.8 V						
0	180	136	94	84	74	70	60						
220	547	378	232	202	173	157	129						
470	962	654	386	333	282	252	206						
1000	1983	1330	765	647	533	476	382						
2200	4013	2693	1537	1310	1077	959	766						
4700	8207	5490	3137	2693	2200	1970	1590						
10000	17700	11767	6697	5683	4657	4151	3350						

#### Table 1. Rise Time vs CT Capacitor

(1) Typical Values at 25°C with a 25-V X7R 10% Ceramic Capacitor on CT

### 9.3.2 Quick Output Discharge (TPS22965-Q1 and TPS22965W-Q1 Only)

The TPS22965-Q1 and TPS22965W-Q1 include a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225  $\Omega$  and prevents the output from floating while the switch is disabled.

#### 9.3.3 Low Power Consumption During Off State

The I<sub>SD</sub> V<sub>IN</sub> supply current is 0.01  $\mu$ A typical at 1.8 V VIN. Typically, the downstream loads must have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

### 9.4 Device Functional Modes

Table 2 lists the VOUT pin state as determined by the ON pin.

Table 2. Functional Table									
ON	TPS22965N-Q1 AND TPS22965NW-Q1	TPS22965-Q1 AND TPS22965W- Q1							
L	Open	GND							
Н	VIN	VIN							

### Table 2. Functional Table

TRUMENTS www.ti.com

## **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

#### 10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R<sub>ON</sub> of the device and the load current. The R<sub>ON</sub> of the device depends upon the V<sub>IN</sub> and V<sub>BIAS</sub> conditions of the device. Refer to the R<sub>ON</sub> specification of the device in the *Electrical Characteristics*—V<sub>BIAS</sub> = 2.5 V table of this datasheet. Once the R<sub>ON</sub> of the device is determined based upon the V<sub>IN</sub> and V<sub>BIAS</sub> conditions, use Equation 2 to calculate the VIN to VOUT voltage drop.

 $\Delta V = I_{LOAD} \times R_{ON}$ 

where

- $\Delta V$  = voltage drop from VIN to VOUT
- I<sub>LOAD</sub> = load current
- R<sub>ON</sub> = On-resistance of the device for a specific V<sub>IN</sub> and V<sub>BIAS</sub> combination

(2)

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 10.1.2 On and Off Control

The ON pin controls the state of the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

#### **10.1.3 Input Capacitor (Optional)**

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### **10.1.4 Output Capacitor (Optional)**

Due to the integrated body diode in the NMOS switch, a  $C_{I N}$  greater than  $C_{L}$  is highly recommended. A  $C_{L}$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_{L}$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more  $V_{IN}$  dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the *Adjustable Rise Time* section).

#### 10.1.5 V<sub>IN</sub> and V<sub>BIAS</sub> Voltage Range

For optimal R<sub>ON</sub> performance, make sure  $V_{IN} \le V_{BIAS}$ . The device is still functional if  $V_{IN} > V_{BIAS}$  but it exhibits R<sub>ON</sub> greater than what is listed in the *Electrical Characteristics*— $V_{BIAS} = 2.5 V$  table. See Figure 34 for an example of a typical device. Notice the increasing R<sub>ON</sub> as  $V_{IN}$  exceeds  $V_{BIAS}$  voltage. Be sure to never exceed the maximum voltage rating for  $V_{IN}$  and  $V_{BIAS}$ .



#### TPS22965-Q1 SLVSCI3D – APRIL 2014–REVISED DECEMBER 2019

## **Application Information (continued)**





Figure 34.  $R_{ON}$  vs.  $V_{IN}$  ( $V_{IN} > V_{BIAS}$ )

## **10.2 Typical Application**

This application demonstrates how the TPS22965x-Q1 can be used to power downstream modules.





### 10.2.1 Design Requirements

Use the values listed in Table 3 as the design parameters.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE			
V <sub>IN</sub>	3.3 V			
V <sub>BIAS</sub>	5 V			
CL	22 µF			
Maximum Acceptable Inrush Current	400 mA			



#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 3.

Inrush Current =  $C \times dV/dt$ 

where

- C = output capacitance
- dV = output voltage
- dt = rise time


(3)

The TPS22965x-Q1 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation. See Equation 4 and Equation 5.

$$400 \text{ mA} = 22 \ \mu\text{F} \times 3.3 \ \text{V} \ / \ \text{dt}$$
 (4)  
 $\text{dt} = 181.5 \ \mu\text{s}$  (5)

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5µs. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

#### 10.2.3 Application Curves





## **11** Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN range of 0.8 V to VBIAS.

## 12 Layout

#### 12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace must be as short as possible to avoid parasitic capacitance.

### 12.2 Layout Example



(1) Thermal relief vias. Thermal relief vias connected to the exposed thermal pad

Figure 38. Layout Recommendation

### **12.3 Thermal Consideration**

The maximum IC junction temperature must be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 6 as a guideline.

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}}$$

where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- $T_{J(max)}$  = maximum allowable junction temperature (150°C for the TPS22965x-Q1)
- T<sub>A</sub> = ambient temperature of the device
- $\Theta_{JA}$  = junction to air thermal impedance. See the *Thermal Information* table. This parameter is highly dependent upon board layout

Refer to Figure 38, notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.

(6)

Texas Instruments

www.ti.com

## **13** Device and Documentation Support

#### **13.1 Documentation Support**

#### 13.1.1 Related Documentation

For related documentation see the following:

- Load Switches: What Are They, Why Do You Need Them And How Do You Choose The Right One?
- Load Switch Thermal Considerations
- Managing Inrush Current
- TPS22965WDSGQ1EVM 5.7-V, 4-A, 16-mΩ On-Resistance Load Switch

#### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Community Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(-)		-		-	(-/	(6)	(-)		()	
TPS22965NQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11B	Samples
TPS22965NQWDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11B	Samples
TPS22965NTDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDXI	Samples
TPS22965NTDSGTQ1	PREVIEW	WSON	DSG	8	250	RoHS (In work) & Non-Green	Call TI	Call TI	-40 to 105		
TPS22965QWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965QWDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965TDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples
TPS22965TDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS22965-Q1 :

Catalog: TPS22965

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NQWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NTDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965QWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965QWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965TDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965TDSGTQ1	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Dec-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	195.0	200.0	45.0
TPS22965NQWDSGTQ1	WSON	DSG	8	250	195.0	200.0	45.0
TPS22965NTDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965QWDSGRQ1	WSON	DSG	8	3000	195.0	200.0	45.0
TPS22965QWDSGTQ1	WSON	DSG	8	250	195.0	200.0	45.0
TPS22965TDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965TDSGTQ1	WSON	DSG	8	250	210.0	185.0	35.0

# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# DSG0008A

# **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# DSG0008A

# **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# DSG0008B



# **PACKAGE OUTLINE**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# DSG0008B

# **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# DSG0008B

# **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated