




SLVS713A-OCTOBER 2006-REVISED SEPTEMBER 2007

SINGLE-CHANNEL 100 mA POWER SWITCH

FEATURES

- 100-mA Continuous Current
- 600-mΩ High-Side MOSFET
- Thermal and Short-Circuit Protection
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- 43 μA Quiescent Supply Current
- 1-μA Maximum Standby Supply Current


- SOIC-8 Package
- Ambient Temperature Range: –40°C to 85°C
- 2 μS Response Time to Short Circuit



DESCRIPTION

The TPS2049 power-distribution switch is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. This device incorporates a $600\text{-m}\Omega$ N-channel MOSFET power switch for power-distribution systems that require only one power distribution path. The switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (\overline{OC}) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 150mA typically.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTION AND ORDERING INFORMATION⁽¹⁾

T _A	ENABLE	RECOMMENDED MAXIMUM CONTINUOUS LOAD CURRENT (mA)	TYPICAL SHORT-CIRCUIT CURRENT LIMIT AT 25°C (mA)	NUMBER OF SWITCHES	SOIC (D)
–40°C to 85°C	Active low	100	150	Single	TPS2049D ⁽²⁾

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

			VALUE	UNIT		
V _{I(IN)}	Input voltage range (2)	-0.3 to 6	V			
V _{O(OUT)}	Output voltage range (2)	-0.3 to 6	V			
V _{I(EN)}	Input voltage range	-0.3 to 6	V			
V _{I(OC)}	Voltage range	-0.3 to 6	V			
I _{O(OUT)}	Continuous output current	Internally lim	Internally limited			
	Continuous total power dissipation	See Dissipation Ra	iting Table			
T _J	Operating virtual junction temper	rature range	-40 to 125	°C		
T _{stg}	Storage temperature range	-65 to 150	°C			
	Lead temperature soldering 1,6	mm (1/16 inch) from case for 10 seconds	260	°C		
	Electrostatic discharge (ESD)	Human body model MIL-STD-883C	2	kV		
	protection	Charge device model (CDM)	500	V		

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATING RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
D-8	585.82 mW	5.8582 mW/C	322.20 mW	234.32 mW

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
$V_{I(IN)}$	Input voltage	2.7	5.5	V
$V_{I(\overline{EN})}$	Input voltage	0	5.5	V
I _{O(OUT)}	Continuous output current	0	100	mA
T_J	Operating virtual junction temperature	-40	125	°C

Product Folder Link(s): TPS2049

⁽²⁾ The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2042BDR)

⁽²⁾ All voltages are with respect to GND.

www.ti.com

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 90 \text{ mA}$, $V_{I(\overline{EN})} = 0 \text{ V}$ (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	S ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER	R SWITCH	1						
r _{DS(on)}	Static drain-source on-state resistance, 5-V operation and 2.7-V operation	$V_{I(IN)} = 2.7 \text{ V or } 5.5 \text{ V},$	I _O = 90 A,	-40°C < T _J < 125°C		400	650	mΩ
t _r	Rise time, output	$V_{I(IN)} = 2.7 \text{ V}$	$C_L = 1 F$,	$R_L = 50 \ \Omega, \ T_J = 25^{\circ}C$		0.1	0.4	ms
t _f	Fall time, output	$V_{I(IN)} = 2.7 \text{ V}$	C _L = 1 F,	$R_L = 50~\Omega,~T_J = 25^{\circ}C$	0.03		0.3	ms
ENABL	E INPUT EN							
V_{IH}	High-level input voltage	$2.7 \text{ V} \le V_{I(IN)} \le 5.5 \text{ V}$			2			V
V_{IL}	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$					0.8	V
I	Input current	$V_{I(EN)} = 0 \text{ V or } V_{I(EN)} = 0$	$V_{I(IN)}$		-0.5		0.5	μΑ
t _{on}	Turnon time	$C_L = 1 \mu F, R_L = 50 \Omega, T$	Γ _J = 25°C				1	ms
t _{off}	Turnoff time	$C_L = 1 \text{ F, } R_L = 50 \Omega, T_J$	_J = 25°C				1	ms
CURRE	NT LIMIT							
I _{OS}	Short-circuit output current	V _{I(IN)} = 5 V, OUT conne short-circuit, 10°C < T _J	ected to GND, Devided < 40°C	ce enabled into	100	150	200	mA
I _{OC_trip} Overcurrent trip threshold		$10^{\circ}\text{C} < \text{T}_{\text{J}} < 40^{\circ}\text{C}, 100$			325	mA		
	Short-circuit response time					2		μs
SUPPL	Y CURRENT							
Cupply	current, low-level output	No load on OUT	V _{I(E14)} = 5.5 V	$T_J = 25^{\circ}C$		0.5	1	μΑ
Supply	current, low-level output			$-40C \le T_J \le 125^{\circ}C$		0.5	5	μΑ
Supply	current, high-level output	No load on OUT	V _{I(EN)} = 0 V	$T_J = 25^{\circ}C$		43	60	μΑ
Supply	current, nigri-level output			-40C ≤ T _J ≤ 125°C		43	70	μΑ
Leakage	e current	OUT connected to ground	$V_{I(\overline{EN})} = 5.5 \text{ V},$	-40C ≤ T _J ≤ 125°C		1		μΑ
Reverse	e leakage current	IN = ground	$V_{I(OUT)} = 5.5 \text{ V},$ $V_{I(EN)} = 0 \text{ V}$	T _J = 25°C		0		μΑ
UNDER	VOLTAGE LOCKOUT							
IN	Low-level input voltage				2		2.5	V
IN	Hysteresis	$T_J = 25C$				75		mV
OVERC	CURRENT OC							
$V_{OL(\overline{OC})}$	Output low voltage	$I_{O(OC)} = 5 \text{ mA}$					0.4	V
Off-state	e current	$V_{O(OC)} = 5 \text{ V or } 3.3 \text{ V}$					1	μΑ
OC deg		OC assertion or de-ass	ertion		4	8	15	ms
THERM	IAL SHUTDOWN ⁽²⁾							
Therma	I shutdown threshold				135			°C
Recove	ry from thermal shutdown				125			°C
Hystere	sis					10		°C

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

⁽²⁾ The thermal shutdown only reacts under overcurrent conditions.



FUNCTIONAL BLOCK DIAGRAM




Note A: Current sense

TERMINAL FUNCTIONS

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN1	4	I	Enable input, logic low turns on power switch			
GND	1	I	Ground			
IN	2, 3	I	Input voltage			
OC	5	0	Overcurrent, report, active-low, open-drain output			
OUT	6, 7, 8	0	Power-switch output			



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms




Figure 2. Turnon Delay and Rise Time With 1- μF Load





Figure 3. Turnoff Delay and Fall Time With 1- $\!\mu\text{F}$ Load



PARAMETER MEASUREMENT INFORMATION (continued)








Figure 5. $5-\Omega$ Load Connected to Enabled Device



APPLICATION INFORMATION




Figure 6. Typical Application

POWER-SUPPLY CONSIDERATIONS

A 0.01- μ F to 0.1- μ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- μ F to 0.1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

OVERCURRENT

A sense FET is employed to check for overcurrent conditions. Unlike current—sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before VI(IN) has been applied (see Figure 6). The TPS2049 senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, very high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The TPS2049 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

OC RESPONSE

The \overline{OC} open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on \overline{OC} occurs due to the 10-ms deglitch circuit. The TPS2049 is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. \overline{OC} is not deglitched when the switch is turned off due to an overtemperature shutdown.




Figure 7. Typical Circuit for the OC Pin

Copyright © 2006–2007, Texas Instruments Incorporated



POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the n-channel MOSFET allows small surface-mount packages to pass large currents. The thermal resistance of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\Theta JA} + T_A$$

Where:

T_A = Ambient temperature °C

 $R_{\Theta JA}$ = Thermal resistance

P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS2049 implement a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition the junction temperature will rise due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OC} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on, with a controlled rise time to reduce EMI and voltage overshoots.

www.ti.com

GENERIC HOT-PLUG APPLICATIONS (see Figure 8)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS2049, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS2049 also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 8. Typical Hot-Plug Implementation

By placing the TPS2049 between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

DETAILED DESCRIPTION

POWER SWITCH

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 90 mA.

CHARGE PUMP

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

DRIVER

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

ENABLE (EN)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A when a logic high is present on \overline{EN} . A logic zero input on \overline{EN} restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

Copyright © 2006–2007, Texas Instruments Incorporated



OVERCURRENT (OC)

The \overline{OC} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OC} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OC} is asserted instantaneously.

CURRENT SENSE

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

THERMAL SENSE

The TPS2049 implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (\overline{OC}) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

UNDERVOLTAGE LOCKOUT

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2V, a control signal turns off the power switch.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS2049D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2049	Samples
TPS2049DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2049	Samples
TPS2049DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2049	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Dec-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2049DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 9-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2049DR	SOIC	D	8	2500	340.5	338.1	20.6



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated