

TLIN2029-Q1 Fault Protected Local Interconnect Network (LIN) Transceiver with Dominant State Timeout

1 Features

- AEC-Q100 Qualified for automotive applications
 - Temperature grade 1: -40°C to 125°C T_A
 - Device HBM certification level: ± 8 kV
 - Device CDM certification level: ± 1.5 kV
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4.2 (See [SLLA490](#))
- Conforms to SAE J2602 recommended practice for LIN (See [SLLA490](#))
- Supports 24 V applications
- LIN transmit data rate up to 20-kbps
- Wide operating ranges
 - 4-V to 48-V Supply voltage
 - ± 60 -V LIN bus fault protection
- Sleep mode: ultra-low current consumption allows wake-up event from:
 - LIN bus
 - Local wake up through EN
- Power up and down glitch free operation
- Protection features:
 - Under voltage protection on V_{SUP}
 - TXD Dominant time out protection (DTO)
 - Thermal shutdown protection
 - Unpowered node or ground disconnection failsafe at system level.
- Available in SOIC (8) and leadless VSON (8) packages with improved automated optical inspection (AOI) capability

2 Applications

- [Body electronics and lighting](#)
- [Infotainment and cluster](#)
- [Hybrid electric vehicles and power train systems](#)
- [Passive safety](#)
- [Appliances](#)

3 Description


The TLIN2029-Q1 is a local interconnect network (LIN) physical layer transceiver with integrated wake-up and protection features, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4.2 standards. LIN is a single-wire bidirectional bus typically used for low speed in-vehicle networks using data rates up to 20 kbps. The TLIN2029-Q1 is designed to support 24-V applications with wider operating voltage and additional bus-fault protection. The LIN receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN2029-Q1 converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or pin.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLIN2029-Q1	SOIC (D) (8)	4.90 mm x 3.91 mm
	VSON (DRB) (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematics, Master Mode



Simplified Schematics, Slave Mode




Table of Contents

1 Features	1	9.2 Functional Block Diagram	19
2 Applications	1	9.3 Feature Description.....	19
3 Description	1	9.4 Device Functional Modes.....	23
4 Description (continued)	2	10 Application and Implementation	25
5 Revision History	3	10.1 Application Information.....	25
6 Pin Configuration and Functions	4	10.2 Typical Application	25
7 Specifications	5	11 Power Supply Recommendations	26
7.1 Absolute Maximum Ratings	5	12 Layout	27
7.2 ESD Ratings.....	5	12.1 Layout Guidelines	27
7.3 ESD Ratings - IEC	5	12.2 Layout Example	28
7.4 Thermal Information	5	13 Device and Documentation Support	29
7.5 Recommended Operating Conditions.....	6	13.1 Documentation Support	29
7.6 Electrical Characteristics.....	6	13.2 Receiving Notification of Documentation Updates	29
7.7 Switching Characteristics	8	13.3 Support Resources	29
7.8 Timing Requirements.....	8	13.4 Trademarks	29
7.9 Typical Characteristics.....	10	13.5 Electrostatic Discharge Caution.....	29
8 Parameter Measurement Information	10	13.6 Glossary	30
9 Detailed Description	19	14 Mechanical, Packaging, and Orderable Information	30
9.1 Overview	19		

4 Description (continued)


The integrated resistor, electrostatic discharge (ESD) and fault protection allows designers to save board space in their applications.

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (April 2020) to Revision E	Page
• Added: (See SLLA490) to the <i>Features</i> list.....	1
• Added : See errata TLIN1029-Q1 and TLIN2029-Q1 Duty Cycle Over V_{SUP}	8
<hr/>	
Changes from Revision C (July 2019) to Revision D	Page
• Changed Feature From: ± 58 -V LIN bus fault protection To: ± 60 -V LIN bus fault protection	1
• Changed the 200 pF capacitor To: 220 pF in the <i>Simplified Schematics, Master Mode</i>	1
• Changed the 200 pF capacitor To: 220 pF in the <i>Simplified Schematics, Slave Mode</i>	1
• Changed V_{LIN} from MIN = -58 , MAX = 58 To: MIN = -60 , MAX = 60 in the Absolute Maximum Ratings	5
• Changed C_{LINPIN} from MAX = 45 pF To: MAX = 25 pF and added $V_{SUP} = 14$ V for Test Condition in Electrical Characteristics	7
• Changed text From: "For slave applications a 200 pF capacitor" To: "For slave applications a 220 pF capacitor" For Pin 6 (LIN) in the <i>Layout Guidelines</i>	27
<hr/>	
Changes from Revision B (February 2018) to Revision C	Page
• Changed the SOIC package Body Size From: 4.90 mm x 6.00 mm To: 4.90 mm x 3.91 mm in the <i>Device Information</i>	1
• Changed the 220 pF capacitor To: 200 pF in the <i>Simplified Schematics, Master Mode</i>	1
• Changed the 220 pF capacitor To: 200 pF in the <i>Simplified Schematics, Slave Mode</i>	1
• Changed V_{LOGIC} absolute maximum rating MAX from 5.5 V to 6 V.....	5
• Changed the title of Figure 24 To: Recessive to Dominant Propagation	26
• Changed the title of Figure 25 To: Dominant to Recessive Propagation	26
• Changed text From: "For slave applications a 220 pF capacitor" To: "For slave applications a 200 pF capacitor" For Pin 6 (LIN) in the <i>Layout Guidelines</i>	27
<hr/>	
Changes from Revision A (December 2017) to Revision B	Page
• Changed From: "Complaint to LIN 2.0..." To: "Compliant to LIN 2.0..." in the <i>Features and Description</i>	1
• Changed From: "complaint to LIN 2.0..." To: "compliant to LIN 2.0..." in the <i>Overview</i> section	19
<hr/>	
Changes from Original (October 2017) to Revision A	Page
• Changed the device status from <i>Advance Information</i> to <i>Production Data</i>	1

6 Pin Configuration and Functions



Pin Functions

PIN		Type	DESCRIPTION
Name	No.		
RXD	1	DO	RXD output (open-drain) interface reporting state of LIN bus voltage
EN	2	DI	Enable input - High put the device in normal operation mode and low put the device in sleep mode
NC	3	–	Not connected
TXD	4	DI	TXD input interface to control state of LIN output - Internal pulled to ground
GND	5	GND	Ground
LIN	6	HV I/O	LIN bus single-wire transmitter and receiver
V _{SUP}	7	HV Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)
NC	8	–	Not connected
Thermal Pad		GND	Ground and should be soldered (DRB package only)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

Symbol	Parameter	MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO/DIS 17987 Param 10)	-0.3	60	V
V _{LIN}	LIN bus input voltage (ISO/DIS 17987 Param 82)	-60	60	V
V _{LOGIC}	Logic pin voltage (RXD, TXD, EN)	-0.3	6	V
T _A	Ambient temperature range	-40	125	°C
T _J	Junction temperature range	-55	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

ESD Ratings			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM) TXD, RXD, EN Pins, per AEC Q100-002 ⁽¹⁾	±4000	V
		Human body model (HBM) LIN and V _{SUP} Pin, per AEC Q100-002 ⁽²⁾	±8000	
		Charged device model (CDM), per AEC Q100-011	All terminals	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) LIN bus is stressed with respect to GND.

7.3 ESD Ratings - IEC

ESD and Surge Protection Ratings			VALUE	UNIT
V _(ESD)	Electrostatic discharge ⁽¹⁾	IEC 61000-4-2 contact discharge	±8000	V
V _(ESD)	Powered ESD Performance, per SAEJ2962-1 ⁽²⁾	contact discharge	±8000	V
		air-gap discharge	±25000	
ISO 7637-2 and IEC 62215-3 transients according to IBEE LIN EMC test specifications ⁽³⁾ (LIN and V _{SUP})		Pulse 1	-100	V
		Pulse 2	75	V
		Pulse 3a	-150	V
		Pulse 3b	100	V

- (1) IEC 61000-4-2 is a system level ESD test. Results given here are specific to the IBEE LIN EMC Test specification conditions. Different system level configurations may lead to different results
(2) SAEJ2962-1 Testing performed at 3rd party US3 approved EMC test facility, test report available upon request
(3) ISO 7637 is a system level transient test. Different system level configurations may lead to different results

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLIN2029D	TLIN2029DRB	UNIT
		D (SOIC)	DRB (VSON)	
		8-PINS	8-PINS	
R _{θJA}	Junction-to-ambient thermal resistance	115.5	48.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	58.7	55.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	58.9	22.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14.1	1.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	58.2	22.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		4.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER - DEFINITION		MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage	4		48	V
V _{LIN}	LIN Bus input voltage	0		48	V
V _{LOGIC}	Logic Pin Voltage (RXD, TXD, EN)	0		5.25	V
TSD	Thermal shutdown temperature	165			°C
TSD _(HYS)	Thermal shutdown hysteresis		15		°C

7.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Power Supply							
V _{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10, 53)	Device is operational beyond the LIN defined nominal supply voltage range See Figure 1 and Figure 2		4	48	V	
V _{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10, 53)	Normal and Standby Modes: ramp V _{SUP} while LIN signal is a 10 kHz square wave with 50 % duty cycle and 36V swing. See Figure 1 and Figure 2		4	48	V	
		Sleep Mode		4	48	V	
UV _{SUP}	Under voltage V _{SUP} threshold	Min is falling edge and Max is rising edge		2.9	3.85	V	
UV _{HYS}	Delta hysteresis voltage for V _{SUP} under voltage threshold			0.2		V	
I _{SUP}	Supply current	Normal Mode: EN = high, bus dominant: total bus load where R _{LIN} > 500 Ω and C _{LIN} < 10 nF (See Figure 7)		1.2	5	mA	
		Standby Mode: EN = low, bus dominant: total bus load where R _{LIN} > 500 Ω and C _{LIN} < 10 nF (See Figure 7)		1	2.1	mA	
I _{SUP}	Supply current	Normal Mode: EN = high, bus recessive: LIN = VSUP,		400	700	μA	
		Standby Mode: EN = low, bus recessive: LIN = VSUP,		20	35	μA	
		Sleep Mode: 4.0 V < VSUP ≤ 27 V, LIN = VSUP, EN = 0 V, TXD and RXD floating		9	15	μA	
		Sleep Mode: 27 V < VSUP ≤ 48 V, LIN = VSUP, EN = 0 V, TXD and RXD floating			30	μA	
TSD	Thermal shutdown			165		°C	
TSD _(HYS)	Thermal shutdown hysteresis			15		°C	
RXD OUTPUT PIN (OPEN DRAIN)							
V _{OL}	Output low voltage	Based upon external pull-up to V _{CC}			0.6	V	
I _{OL}	Low level output current, open drain	LIN = 0 V, RXD = 0.4 V		1.5		mA	
I _{ILG}	Leakage current, high-level	LIN = V _{SUP} , RXD = 5 V		-5	0	5	μA
TXD INPUT PIN							
V _{IL}	Low level input voltage			-0.3	0.8	V	
V _{IH}	High level input voltage			2	5.5	V	
I _{ILG}	Low level input leakage current	TXD = low		-5	0	5	μA
R _{TXD}	Internal pull-down resistor value			125	350	800	kΩ
LIN PIN							

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	HIGH level output voltage	LIN recessive, TXD = high, I _O = 0 mA, V _{SUP} = 7 V to 48 V	0.85			V _{SUP}
		LIN recessive, TXD = high, I _O = 0 mA, V _{SUP} = 4 V ≤ V _{SUP} < 7 V	3			V
V _{OL}	LOW level output voltage	LIN dominant, TXD = low, V _{SUP} = 7 V to 48 V			0.2	V _{SUP}
		LIN dominant, TXD = low, V _{SUP} = 4 V ≤ V _{SUP} < 7 V			1.2	V
V _{SUP_NON_OP}	V _{SUP} where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11, 54/56)	TXD& RXD open LIN = 4 V to 58 V	-0.3		58	V
I _{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 12, 57)	TXD = 0 V, V _{LIN} = 36 V, R _{MEAS} = 440 Ω, V _{SUP} = 36 V, V _{BUSdom} < 4.518 V See Figure 6	40	90	200	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant (ISO/DIS 17987 Param 13, 58)	LIN = 0 V, V _{SUP} = 24 V Driver off/recessive Figure 7	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN > V _{SUP} , 4 V ≤ V _{SUP} ≤ 45 V Driver off; Figure 8			20	μA
I _{BUS_PAS_rec2}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14, 59)	LIN = V _{SUP} , Driver off; Figure 8	-5		5	μA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)	GND = V _{SUP} , V _{SUP} = 27 V, LIN = 0 V; Figure 9	-1		1	mA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15, 60)	GND = V _{SUP} , V _{SUP} ≥ 36 V, LIN = 0 V; Figure 9	-1.5		1.5	mA
I _{BUS_NO_BAT}	Leakage current, loss of supply (ISO/DIS 17987 Param 16, 61)	LIN = 48 V, V _{SUP} = GND; Figure 10			5	μA
V _{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17, 62)	LIN dominant (including LIN dominant for wake up) See Figure 4 , Figure 3			0.4	V _{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18, 63)	LIN recessive See Figure 4 , Figure 3	0.6			V _{SUP}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19, 64)	V _{BUS_CNT} = (V _{IL} + V _{IH})/2 See Figure 4 , Figure 3	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20, 65)	V _{HYS} = (V _{IL} - V _{IH}) See Figure 4 , Figure 3			0.175	V _{SUP}
V _{SERIAL_DIODE}	Serial diode LIN term pull-up path	By design and characterization	0.4	0.7	1	V
R _{SLAVE}	Internal pull-up resistor to V _{SUP}	Normal and standby modes	20	45	60	kΩ
I _{RSLEEP}	Pull-up current source to V _{SUP}	Sleep mode, V _{SUP} = 27 V, LIN = GND	-2		-20	μA
C _{LINPIN}	Capacitance of the LIN pin	V _{SUP} = 14 V			25	pF
EN INPUT PIN						
V _{IL}	Low level input voltage		-0.3		0.8	V
V _{IH}	High level input voltage		2		5.5	V
V _{IT}	Hysteresis voltage	By design and characterization		50	500	mV
I _{ILG}	Low level input current	EN = low	-5	0	5	μA
R _{EN}	Internal pull-down resistor		125	350	800	kΩ

7.7 Switching Characteristics⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D1 _{12V}	Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽²⁾	TH _{REC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 50 μs (20 kbps), D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.396			
D1 _{12V}	Duty Cycle 1	TH _{REC(MAX)} = 0.625 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 4 V to 7 V, t _{BIT} = 50 μs (20 kbps), D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.396			
D2 _{12V}	Duty Cycle 2 (ISO/DIS 17987 Param 28)	TH _{REC(MAX)} = 0.422 x V _{SUP} , TH _{DOM(MIN)} = 0.284 x V _{SUP} , V _{SUP} = 4.6 V to 18 V, t _{BIT} = 50 μs (20 kbps), D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 11, Figure 12)			0.581	
D3 _{12V}	Duty Cycle 3 (ISO/DIS 17987 Param 29)	TH _{REC(MAX)} = 0.778 x V _{SUP} , TH _{DOM(MAX)} = 0.616 x V _{SUP} , V _{SUP} = 7 V to 18 V, t _{BIT} = 96 μs (10.4 kbps), D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.417			
D3 _{12V}	Duty Cycle	TH _{REC(MAX)} = 0.645 x V _{SUP} , TH _{DOM(MAX)} = 0.616 x V _{SUP} , V _{SUP} = 4 V to 7 V, t _{BIT} = 96 μs (10.4 kbps), D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.417			
D4 _{12V}	Duty Cycle 4 (ISO/DIS 17987 Param 30)	TH _{REC(MIN)} = 0.389 x V _{SUP} , TH _{DOM(MIN)} = 0.251 x V _{SUP} , V _{SUP} = 4.6 V to 18 V, t _{BIT} = 96 μs (10.4 kbps), D4 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 11, Figure 12)			0.59	
D1 _{24V}	Duty Cycle 1 (ISO/DIS 17987 Param 72) ⁽²⁾	TH _{REC(MAX)} = 0.710 x V _{SUP} , TH _{DOM(MAX)} = 0.544 x V _{SUP} , V _{SUP} = 15 V to 36 V, t _{BIT} = 50 μs (20 kbps), D1 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.33			
D2 _{24V}	Duty Cycle 2 (ISO/DIS 17987 Param 73)	TH _{REC(MAX)} = 0.446 x V _{SUP} , TH _{DOM(MIN)} = 0.302 x V _{SUP} , V _{SUP} = 15.6 V to 36 V, t _{BIT} = 50 μs (20 kbps), D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 11, Figure 12)			0.642	
D3 _{24V}	Duty Cycle 3 (ISO/DIS 17987 Param 74)	TH _{REC(MAX)} = 0.744 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 7 V to 36 V, t _{BIT} = 96 μs (10.4 kbps), D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.386			
D3 _{24V}	Duty Cycle	TH _{REC(MAX)} = 0.645 x V _{SUP} , TH _{DOM(MAX)} = 0.581 x V _{SUP} , V _{SUP} = 4 V to 7 V, t _{BIT} = 96 μs (10.4 kbps), D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) (See Figure 11, Figure 12)	0.386			
D4 _{24V}	Duty Cycle 4 (ISO/DIS 17987 Param 75)	TH _{REC(MIN)} = 0.442 x V _{SUP} , TH _{DOM(MIN)} = 0.284 x V _{SUP} , V _{SUP} = 4.6 V to 36 V, t _{BIT} = 96 μs (10.4 kbps), D4 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) (See Figure 11, Figure 12)			0.591	

 (1) See errata [TLIN1029-Q1](#) and [TLIN2029-Q1 Duty Cycle Over V_{SUP}](#)

(2) Duty cycles: LIN driver bus load conditions (CLINBUS, RLINBUS): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN2029 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification

7.8 Timing Requirements

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{rx_pdr} , t _{rx_pdf}	Receiver rising propagation delay time (ISO/DIS 17987 Param 31, 76)	R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF (See Figure 13 and Figure 14)			6	μs
t _{rs_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time	Rising edge with respect to falling edge, (tr _{x_sym} = tr _{x_pdf} - tr _{x_pdr}), R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF (See Figure 13 and Figure 14)	-2		2	μs

Timing Requirements (continued)

SYMBOL	DESCRIPTION	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{LINBUS}	LIN wakeup time (Minimum dominant time on LIN bus for wakeup)	See Figure 17 , Figure 20 , and Figure 21)	25	65	150	μs
t_{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bust stuck dominant fault)	See Figure 21	8	25	50	μs
t_{DST}	Dominant state time out		20	45	80	ms
$t_{\text{MODE_CHANGE}}$	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin: See Figure 15 and Figure 22	2		15	μs
t_{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid See Figure 15			35	μs
t_{PWR}	Power up time	Upon power up time it takes for valid data on RXD			1.5	ms

7.9 Typical Characteristics

8 Parameter Measurement Information




Figure 1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




Figure 2. RX Response: Operating Voltage Range






Figure 3. LIN Bus Input Signal

Parameter Measurement Information (continued)



Copyright © 2017, Texas Instruments Incorporated


Figure 4. LIN Receiver Test with RX access Param 17, 18, 19, 20



Copyright © 2017, Texas Instruments Incorporated


Figure 5. V_{SUP_NON_OP} Param 1154/56

Parameter Measurement Information (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 6. Test Circuit for I_{BUS_LIM} at Dominant State (Driver on) Param 12



Copyright © 2017, Texas Instruments Incorporated

Figure 7. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State $V_{BUS} = 0 V$, Param 13

Parameter Measurement Information (continued)




Figure 8. Test Circuit for $I_{BUS_PAS_rec}$ Param 14




Figure 9. Test Circuit for $I_{BUS_NO_GND}$ Loss of GND

Parameter Measurement Information (continued)




Figure 10. Test Circuit for I_{BUS_NO_BAT} Loss of Battery




Figure 11. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30, 72, 73, 74, 75

Parameter Measurement Information (continued)






Figure 12. Definition of Bus Timing Parameters

Parameter Measurement Information (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 13. Propagation Delay Test Circuit; Param 31, 32



Copyright © 2017, Texas Instruments Incorporated

Figure 14. Propagation Delay

Parameter Measurement Information (continued)




Figure 15. Mode Transitions




Figure 16. Wakeup Through EN

Parameter Measurement Information (continued)





Figure 17. Wakeup through LIN



Copyright © 2017, Texas Instruments Incorporated


Figure 18. Test Circuit for AC Characteristics

9 Detailed Description

9.1 Overview

The TLIN2029-Q1 is a Local Interconnect Network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4.2 standards, with integrated wake-up and protection features. The LIN bus is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates from 2.4 kbps to 20 kbps. The TLIN2029-Q1 LIN receiver works up to 100 kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN2029-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 k Ω) and a series diode. No external pull-up components are required for slave applications. Master applications require an external pull-up resistor (1 k Ω) plus a series diode per the LIN specification. The TLIN2029-Q1 provides many protection features such as immunity to ESD and high bus standoff voltage. The device also provides two methods to wake up: EN pin and from the LIN bus.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 60 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

Feature Description (continued)

9.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shut-down condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a master node application.

9.3.1.2 LIN Receiver Characteristics

The receiver's characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the TLIN2029-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pullup resistance) and driver characteristics used in the system.

9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for master node applications as per the LIN specification.

Figure 19 shows a Master Node configuration and how the voltage levels are defined




Figure 19. Master Node Configuration with Voltage Levels

9.3.2 TXD (Transmit Input and Output)

TXD is the interface to the MCU's LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near $V_{Battery}$). See Figure 19. The TXD input structure is compatible with microcontrollers with 3.3 V and 5 V I/O. TXD has an internal pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer.

Feature Description (continued)

9.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{Battery}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O microcontrollers. If the microcontroller's RXD pin does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake up request from the LIN bus.

9.3.4 V_{SUP} (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode (Figure 19). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to ensure the device remains in low power mode even if EN floats.

9.3.7 Protection Features



The TLIN2029-Q1 has several protection features that will now be described.

9.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

9.3.9 Bus Stuck Dominant System Fault: False Wake Up Lockout

The TLIN2029-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant, preventing excessive current use. Figure 20 and Figure 21 show the behavior of this protection.

Feature Description (continued)

Figure 20. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wakeup

Figure 21. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wakeup
9.3.10 Thermal Shutdown

The LIN transmitter is protected by limiting the current; however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pullup termination remains on.

9.3.11 Under Voltage on V_{SUP}

The TLIN2029-Q1 contains a power on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

9.3.12 Unpowered Device and LIN Bus


In automotive applications some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remains powered by the battery. The TLIN2029-Q1 has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

9.4 Device Functional Modes

The TLIN2029-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections will describe these modes as well as how the device moves between the different modes. Figure 22 graphically shows the relationship while Table 1 shows the state of pins.

Table 1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT
Sleep	Low	Floating	Weak Current Pullup	Off	
Standby	Low	Low	45 kΩ (typical)	Off	Wake up event detected, waiting on MCU to set EN
Normal	High	LIN Bus Data	45 kΩ (typical)	On	LIN transmission up to 20 kbps



Copyright © 2017, Texas Instruments Incorporated

Figure 22. Operating State Diagram

9.4.1 Normal Mode

If the EN pin is high at power up the device will power up in normal mode and if low will power up in standby mode. The EN pin controls the mode of the device. In normal operational mode the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominant signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN2029-Q1 is in sleep or standby mode for $> t_{MODE_CHANGE}$ plus t_{NOMINT} .

9.4.2 Sleep Mode

Sleep Mode is the power saving mode for the TLIN2029-Q1. Sleep mode is only entered when the EN pin is low and from normal mode. Even with extremely low current consumption in this mode, the TLIN2029-Q1 can still wake up from LIN bus through a wake up signal or if EN is set high for $> t_{\text{MODE_CHANGE}}$. The LIN bus is filtered to prevent false wake up events. The wake up events must be active for the respective time periods (t_{LINBUS}).

The sleep mode is entered by setting EN low for longer than $t_{\text{MODE_CHANGE}}$.

While the device is in sleep mode, the following conditions exist.

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake up receiver are active.

9.4.3 Standby Mode

This mode is entered whenever a wake up event occurs through LIN bus while the device is in sleep mode. The LIN bus slave termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See [Standby Mode Application Note](#) for more application information.

When EN is set high for longer than $t_{\text{MODE_CHANGE}}$ while the device is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

9.4.4 Wake Up Events

There are two ways to wake up from sleep mode:

- Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake up event, eliminating false wake ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake up through EN being set high for longer than $t_{\text{MODE_CHANGE}}$.

9.4.4.1 Wake Up Request (RXD)

When the TLIN2029-Q1 encounters a wake up event from the LIN bus, RXD goes low and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin releases the wake up request signal and the RXD pin then reflects the receiver output from the LIN bus.

9.4.4.2 Mode Transitions

When the TLIN2029-Q1 is transitioning from normal to sleep or standby modes the device needs the time $t_{\text{MODE_CHANGE}}$ to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby to normal mode the device needs $t_{\text{MODE_CHANGE}}$ plus t_{NOMINT} .

10 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TLIN2029-Q1 can be used as both a slave device and a master device in a LIN network. The device comes with the ability to support both remote wake up request and local wake up request.

10.2 Typical Application

The device integrates a 45 kΩ pull-up resistor and series diode for slave applications. For master applications an external 1 kΩ pull-up resistor with series blocking diode can be used. Figure 23 shows the device being used in both master and slave applications.



- (1) If RXD on MCU on LIN slave has internal pullup; no external pullup resistor is needed.
- (2) If RXD on MCU or LIN slave does not have an internal pullup requires external pullup resistor.
- (3) Master node applications require an external 1 kΩ pullup resistor and series diode.
- (4) Decoupling capacitor values are system dependent but usually have 100 nF, 1 μF and ≥ 10 μF.

Figure 23. Typical LIN Bus

Typical Application (continued)

10.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN2029-Q1 to be used with 3.3-V and 5-V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be between 1 kΩ to 10 kΩ. The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor as close to the supply pin of the device as possible. The system should include 1 μF and ≥ 10 μF decoupling capacitors on V_{SUP} as per each application requirements.

10.2.2 Detailed Design Procedures

10.2.2.1 Normal Mode Application Note

When using the TLIN2029-Q1 in systems which are monitoring the RXD pin for a wake up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake up request until t_{MODE_CHANGE}. This is shown in [Figure 15](#)

10.2.2.2 Standby Mode Application Note

If the TLIN2029-Q1 detects an under voltage on V_{SUP} the RXD pin transitions low and would signal to the software that the TLIN2029-Q1 is in standby mode and should be returned to sleep mode for the lowest power state.

10.2.2.1 TXD Dominant State Timeout Application Note

The maximum dominant TXD time allowed by the TXD dominant state time out limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

10.2.3 Application Curves

and show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant stated under lightly loaded conditions.




Figure 24. Recessive to Dominant Propagation




Figure 25. Dominant to Recessive Propagation

11 Power Supply Recommendations

The TLIN2029-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4 V to 45 V. A 100 nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

12 Layout

In order for your PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

12.1 Layout Guidelines

- **Pin 1 (RXD):** The pin is an open drain output and requires an external pull-up resistor in the range of 1 k Ω and 10 k Ω to function properly. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- **Pin 2 (EN):** EN is an input pin that is used to place the device in a low power sleep mode. If this feature is not used the pin should be pulled high to the regulated voltage supply of the microprocessor through a series resistor, values between 1 k Ω and 10 k Ω . Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the case of an over voltage fault.
- **Pin 3 (NC):** Not Connected.
- **Pin 4 (TXD):** The TXD pin is the transmit input signal to the device from the microcontroller. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 6 (LIN):** This pin connects to the LIN bus. For slave applications a 220 pF capacitor to ground is implemented. For master applications an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin. See [Figure 23](#).
- **Pin 7 (VSUP):** This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- **Pin 8 (NC):** Not Connected.

NOTE

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

12.2 Layout Example




Figure 26. Layout Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

[TLIN1029-Q1 and TLIN2029-Q1 Duty Cycle Over \$V_{SUP}\$](#)

For related documentation see the following:

LIN Standards:

- ISO/DIS 17987-1.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
- ISO/DIS 17987-4.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
- SAEJ2602-1: LIN Network for Vehicle Applications
- LIN Specifications LIN 2.0, LIN 2.1, LIN 2.2 and LIN 2.2A

EMC requirements:

- SAEJ2962-1: Communication Transceivers Qualification Requirements - LIN
- ISO 10605: Road vehicles - Test methods for electrical disturbances from electrostatic discharge
- ISO 11452-4:2011: Road vehicles - Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
- ISO 7637-1:2015: Road vehicles - Electrical disturbances from conduction and coupling - Part 1: Definitions and general considerations
- ISO 7637-3: Road vehicles - Electrical disturbances from conduction and coupling - Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
- IEC 62132-4:2006: Integrated circuits - Measurement of electromagnetic immunity 150 kHz to 1 GHz - Part 4: Direct RF power injection method
- IEC 61000-4-2
- IEC 61967-4
- CISPR25

Conformance Test requirements:

- ISO/DIS 17987-7.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
- SAEJ2602-2: LIN Network for Vehicle Applications Conformance Test

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLIN2029DQ1	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL029	Samples
TLIN2029DRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	TL029	Samples
TLIN2029DRBTQ1	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	TL029	Samples
TLIN2029DRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TL029	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN2029DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TLIN2029DRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TLIN2029DRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN2029DRBRQ1	SON	DRB	8	3000	370.0	355.0	55.0
TLIN2029DRBTQ1	SON	DRB	8	250	220.0	205.0	50.0
TLIN2029DRQ1	SOIC	D	8	2500	366.0	364.0	50.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L


DRB0008F



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222121/C 10/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222121/C 10/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
82% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222121/C 10/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated