

SLVSBU6-JUNE 2013

# SINGLE DIFFERENTIAL COMPARATOR


Check for Samples: TL331-EP

### FEATURES

- Single Supply or Dual Supplies
- Wide Range of Supply Voltage: 2 V to 36 V
- Low Supply-Current Drain Independent of Supply Voltage: 0.4 mA Typ.
- Low Input Bias Current: 25 nA Typ.
- Low Input Offset Voltage: 2 mV Typ.
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

#### SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (-55°C to 125°C) Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



### **DESCRIPTION/ORDERING INFORMATION**

This device consists of a single voltage comparator designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible if the difference between the two supplies is 2 V to 36 V and  $V_{CC}$  is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. To achieve wired-AND relationships, one can connect the output to other open-collector outputs.

#### **ORDERING INFORMATION**<sup>(1)</sup>


T <sub>A</sub>	V <sub>IO(MAX)</sub> at 25°C	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	5 mV	SOT-23 (DBV)	Reel of 250	TL331MDBVTEP	TEPU	V62/13611-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Note: Current values shown are nominal.

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage <sup>(2)</sup>	36 V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	±36 V
VI	Input voltage range (either input)	–0.3 V to 36 V
Vo	Output voltage	36 V
I <sub>O</sub>	Output current	20 mA
	Duration of output short-circuit to ground <sup>(4)</sup>	Unlimited
TJ	Operating virtual junction temperature	150°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the network ground.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to  $V_{CC}$  can cause excessive heating and eventual destruction.

#### THERMAL INFORMATION

		TL331-EP	
	THERMAL METRIC <sup>(1)</sup>	DBV	UNITS
		5 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	299	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	65.4	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	97.1	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(5)</sup>	0.8	-C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	95.5	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (1)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as (2) specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted (5)from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7). The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted

(6) from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific (7) JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

### ELECTRICAL CHARACTERISTICS

at specified free-air temperature,  $V_{CC} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub>	MIN	TYP	MAX	UNIT
V	Input offect veltere	$V_{CC} = 5 V$ to 30 V, $V_{O} = 1.4 V$ ,	25°C		2	5	mV
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{IC(min)}$	–55°C to 125°C			9	mv
	Input offect ourrest	25°C			5	50	~ ^
I <sub>IO</sub>	Input offset current	$V_0 = 1.4 V$	-55°C to 125°C			250	nA
	Input biog ourrent	$N_{-} = 1.4 M_{-}$	25°C		-25	-250	nA
I <sub>IB</sub>	Input bias current	$V_0 = 1.4 V$	–55°C to 125°C			-400	ΠA
M	Common-mode input voltage		25°C	0 to V <sub>CC</sub> – 1.5			V
V <sub>ICR</sub>	range <sup>(2)</sup>		–55°C to 125°C	0 to V <sub>CC</sub> – 2			V
$A_{\text{VD}}$	Large-signal differential-voltage amplification	$V_{CC}$ = 15 V, $V_O$ = 1.4 V to 11.4 V, R <sub>L</sub> ≥ 15 kΩ to V <sub>CC</sub>	25°C	50	200		V/mV
	Ligh lovel output ourrest	$V_{OH} = 5 \text{ V}, \text{ V}_{ID} = 1 \text{ V}$	25°C		0.1	50	nA
I <sub>OH</sub>	High-level output current	$V_{OH} = 30 \text{ V}, \text{ V}_{ID} = 1 \text{ V}$	–55°C to 125°C			1	μA
V			25°C		150	400	
V <sub>OL</sub> Low-level output voltage	Low-level output voltage	$I_{OL} = 4 \text{ mA}, V_{ID} = -1 \text{ V}$	-55°C to 125°C			700	mV
I <sub>OL</sub>	Low-level output current	$V_{OL} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$	25°C	6			mA
I <sub>CC</sub>	Supply current	$R_L = \infty, V_{CC} = 5 V$	25°C		0.4	0.7	mA

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-(2) mode voltage range is  $V_{CC+}$  – 1.5 V, but either or both inputs can go to 30 V without damage.



#### SWITCHING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITION	TYP	UNIT	
Deepense time	<b>D</b> connected to E V through E 1 kD C 15 $pE^{(1)}(2)$	100-mV input step with 5-mV overdrive	1.3	
Response time	$R_L$ connected to 5 V through 5.1 k $\Omega$ , $C_L$ = 15 pF <sup>(1)</sup> (2)	TTL-level input step	0.3	μs

C<sub>L</sub> includes probe and jig capacitance.
The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



25-Sep-2019

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TL331MDBVTEP	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	TEPU	Samples
V62/13611-01XE	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	TEPU	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### PACKAGE OPTION ADDENDUM

25-Sep-2019

#### OTHER QUALIFIED VERSIONS OF TL331-EP :

Catalog: TL331

• Automotive: TL331-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL331MDBVTEP	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

25-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL331MDBVTEP	SOT-23	DBV	5	250	203.0	203.0	35.0

# **DBV0005A**



# **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated