FEATURES
8-Bit CMOS DAC with Output Amplifiers Operates with Single or Dual Supplies Low Total Unadjusted Error: Less Than 1 LSB Over Temperature Extended Temperature Range Operation $\mu$ P-Compatible with Double Buffered Inputs Standard 18-Pin DIPs, and 20-Terminal Surface Mount Package and SOIC Package

## GENERAL DESCRIPTION

The AD 7224 is a precision 8-bit voltage-output, digital-toanalog converter, with output amplifier and double buffered interface logic on a monolithic CM OS chip. No external trims are required to achieve full specified performance for the part.
The double buffered interface logic consists of two 8-bit regis-ters-an input register and a D AC register. Only the data held in the DAC registers determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD 7224s. Both registers may be made transparent under control of three external lines, $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}$ and $\overline{\text { LDAC }}$. With both registers transparent, the $\overline{\text { RESET }}$ line functions like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CM OS (5 V) level compatible and the control logic is speed compatible with most 8 -bit microprocessors.
Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. T he part is also specified for single supply operation using a reference of +10 V . T he output amplifier is capable of developing +10 V across a $2 \mathrm{k} \Omega$ load.
The AD 7224 is fabricated in an all ion-implanted high speed L inear Compatible CM OS (LC²M OS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. DAC and Amplifier on CM OS Chip

The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CM OS fabrication means low power consumption ( 35 mW typical with single supply).
2. Low Total Unadjusted Error

T he fabrication of the AD 7224 on Analog D evices Linear C ompatible CM OS (LC ${ }^{2}$ M OS) process coupled with a novel D AC switch-pair arrangement, enables an excellent total unadjusted error of less than 1 LSB over the full operating temperature range.
3. Single or D ual Supply Operation

The voltage-mode configuration of the AD 7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.
4. Versatile Interface L ogic

The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD 7224 in multiple DAC systems. T he part also features a zero override function.

REV. B

[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## AD7224- SPECIFICATIONS

DUAL SUPPLY
$\left(V_{D D}=11.4 \mathrm{~V}\right.$ to $16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V} \pm 10 \% ; A G N D=D G N D=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=+2 \mathrm{~V}$ to $\left(\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}\right)^{1}$ unless otherwise noted. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.)


## NOTES

${ }^{1} \mathrm{M}$ aximum possible reference voltage.
${ }^{2} \mathrm{~T}$ emperature ranges are as follows:
K, L Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
B, C Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
T, U Versions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{3}$ Sample T ested at $25^{\circ} \mathrm{C}$ by Product Assurance to ensure compliance.
${ }^{4}$ Switching characteristics apply for single and dual supply operation.
Specifications subject to change without notice.



## NOTES

${ }^{1} \mathrm{M}$ aximum possible reference voltage.
${ }^{2}$ T emperature ranges are as follows:
AD $7224 \mathrm{KN}, \mathrm{LN}: 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
AD 7224BQ, CQ: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
AD 7224TD, UD : $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{3}$ See T erminology.
${ }^{4}$ Sample tested at $25^{\circ} \mathrm{C}$ by Product Assurance to ensure compliance.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

| $V_{\text {DD }}$ to AGND | $\mathrm{V},+17 \mathrm{~V}$ |
| :---: | :---: |
| $V_{\text {DD }}$ to DGND | -0.3 V, +17 V |
| $V_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | -0.3 V, +24 V |
| AGND to DGND | -0.3 V, V ${ }_{\text {D }}$ |
| Digital Input Voltage to D GND | -0.3 V, $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {REF }}$ to AGND | -0.3 V, $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OUt }}$ to AGND ${ }^{2}$ | $\mathrm{V}_{S S}, \mathrm{~V}_{\text {D }}$ |
| Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$ | 450 mW |
| D erates above $75^{\circ} \mathrm{C}$ by | $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature |  |
| Commercial (K, L Versions) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial (B, C Versions) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Extended (T, U Versions) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage T emperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| L ead T emperature (Soldering, 10 secs) | . $+300^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA .

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Total Unadjusted Error (LSB) | Package Option ${ }^{2}$ |
| :---: | :---: | :---: | :---: |
| AD 7224 KN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | N-18 |
| AD 7224LN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | N-18 |
| AD 7224KP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | P-20A |
| AD 7224LP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | P-20A |
| AD 7224 K R-1 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | R-20 |
| AD 7224LR-1 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | R-20 |
| AD 7224KR-18 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | R-18 |
| AD 7224LR-18 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | R-18 |
| AD 7224BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | Q-18 |
| AD 7224CQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | Q-18 |
| AD 7224TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2$ max | Q-18 |
| AD 7224 U Q | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1$ max | Q-18 |
| AD 7224TE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2$ max | E-20A |
| AD 7224UE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1$ max | E-20A |

## NOTES

${ }^{1}$ T o order M IL-ST D-883 processed parts, add /883B to part number.
C ontact your local sales office for military data sheet.
${ }^{2} E=$ Leadless Ceramic C hip C arrier; $N=$ Plastic DIP;


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7224 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATIONS



## TERMINOLOGY

## TOTAL UNADJUSTED ERROR

T otal U nadjusted Error is a comprehensive specification which includes full-scale error, relative accuracy and zero code error. M aximum output voltage is $\mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ (ideal), where 1 LSB (ideal) is $\mathrm{V}_{\text {REF }} / 256$. The LSB size will vary over the $\mathrm{V}_{\text {REF }}$ range. H ence the zero code error, relative to the LSB size, will increase as $\mathrm{V}_{\text {ref }}$ decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSB s over the $\mathrm{V}_{\text {REF }}$ range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V .

## RELATIVE ACCURACY

Relative Accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for zero code error and full-scale error and is normally expressed in LSBs or as a percentage of full-scale reading.

## DIFFERENTIAL NONLINEARITY

Differential $N$ onlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse transferred to the output due to a change in the digital input code. It is specified in nV secs and is measured at $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$.

## FULL-SCALE ERROR

Full-Scale Error is defined as:
M easured Value - Zero Code Error - Ideal Value

## CIRCUIT INFORMATION

## D/A SECTION

The AD 7224 contains an 8-bit voltage-mode digital-to-analog converter. T he output voltage from the converter has the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD 7224 allows a reference voltage range from +2 V to +12.5 V .
The DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NM OS single pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.


Figure 1. D/A Simplified Circuit Diagram
The input impedance at the $V_{\text {ReF }}$ pin is code dependent and can vary from $8 \mathrm{k} \Omega$ minimum to infinity. The lowest input impedance occurs when the DAC is loaded with the digital code 01010101 . Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 25 pF to 50 pF .
The $\mathrm{V}_{\text {Out }}$ pin can be considered as a digitally programmable voltage source with an output voltage of:

$$
V_{\text {OUT }}=D \cdot V_{\text {REF }}
$$

where $D$ is a fractional representation of the digital input code and can vary from 0 to $255 / 256$.

## OP-AMP SECTION

The voltage-mode D/A converter output is buffered by a unity gain noninverting CM OS amplifier. This buffer amplifier is capable of developing +10 V across a $2 \mathrm{k} \Omega$ load and can drive capacitive loads of 3300 pF .
The AD 7224 can be operated single or dual supply resulting in different performance in some parameters from the output amplifier. In single supply operation ( $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}=\mathrm{AGND}$ ) the sink capability of the amplifier, which is normally $400 \mu \mathrm{~A}$, is reduced as the output voltage nears AGND. The full sink capability of $400 \mu \mathrm{~A}$ is maintained over the full output voltage range by tying $\mathrm{V}_{\mathrm{SS}}$ to -5 V . This is indicated in Figure 2.


Figure 2. Variation of $I_{\text {SINK }}$ with $V_{\text {OUT }}$
Settling-time for negative-going output signals approaching AGND is similarly affected by $\mathrm{V}_{\mathrm{SS}}$. N egative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by $\mathrm{V}_{\mathrm{s}}$.
Additionally, the negative $\mathrm{V}_{\mathrm{SS}}$ gives more headroom to the output amplifier which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

## DIGITAL SECTION

The AD 7224 digital inputs are compatible with either TTL or 5 V CM OS levels. All logic inputs are static-protected M OS gates with typical input currents of less than 1 nA . Internal input protection is achieved by an on-chip distributed diode between DGND and each M OS gate. T o minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ( $V_{D D}$ and DGND) as practically possible.

## INTERFACE LOGIC INFORMATION

T able I shows the truth table for AD 7224 operation. T he part contains two registers, an input register and a DAC register. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ control the loading of the input register while $\overline{\text { LDAC }}$ and $\overline{\mathrm{WR}}$ control the transfer of information from the input register to the DAC register. Only the data held in the DAC register will determine the analog output of the converter.
All control signals are level-triggered and therefore either or both registers may be made transparent; the input register by keeping $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ "LOW", the DAC register by keeping $\overline{\text { LDAC }}$ and $\overline{\mathrm{WR}}$ "LOW". Input data is latched on the rising edge of $\overline{\mathrm{WR}}$.

Table I. AD 724 Truth Table

| RESET | LDAC | WR | $\overline{\mathrm{CS}}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| H | L | L | L | Both Registers are T ransparent |
| H | X | H | X | Both Registers are L atched |
| H | H | X | H | Both Registers are L atched |
| H | H | L | L | Input Register T ransparent |
| H | H | 5 | L | Input Register L atched |
| H | L | L | H | DAC Register T ransparent |
| H | L | 5 | H | DAC Register Latched |
| L | X | X | X | Both Registers L oaded With All Zeros |
| 5 | H | H | H | Both Register Latched With All Zeros and Output Remains at Zero |
| 5 | L | L | L | Both Registers are T ransparent and Output Follows Input Data |

$\mathrm{H}=\mathrm{H}$ igh State, $\mathrm{L}=\mathrm{L}$ ow State, $\mathrm{X}=\mathrm{D}$ on't C are.
All control inputs are level triggered.
The contents of both registers are reset by a low level on the RESET line. W ith both registers transparent, the RESET line functions like a zero override with the output brought to 0 V for the duration of the $\overline{\text { RESET }}$ pulse. If both registers are latched, a "LOW" pulse on RESET will latch all Os into the registers and the output remains at 0 V after the $\overline{\text { RESET }}$ line has returned "HIGH". The RESET line can be used to ensure power-up to 0 V on the AD 7224 output and is also useful, when used as a zero override, in system calibration cycles. Figure 3 shows the input control logic for the AD 7224.


Figure 3. Input Control Logic


Figure 4. Write Cycle Timing Diagram

## SPECIFICATION RANGES

For the DAC to maintain specified accuracy, the reference voltage must be at least 4 V below the $\mathrm{V}_{\mathrm{DD}}$ power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.
With dual supply operation, the AD 7224 has an extended $\mathrm{V}_{\mathrm{DD}}$ range from $+12 \mathrm{~V} \pm 5 \%$ to $+15 \mathrm{~V} \pm 10 \%$ (i.e., from +11.4 V to +16.5 V ). Operation is also specified for a single $\mathrm{V}_{\mathrm{DD}}$ power supply of $+15 \mathrm{~V} \pm 5 \%$.
Performance is specified over a wide range of reference voltages from 2 V to ( $\mathrm{V}_{\mathrm{DD}}-4 \mathrm{~V}$ ) with dual supplies. T his allows a range of standard reference generators to be used such as the AD 580,
$\mathrm{a}+2.5 \mathrm{~V}$ bandgap reference and the AD 584 , a precision +10 V reference. N ote that in order to achieve an output voltage range of 0 V to +10 V , a nominal $+15 \mathrm{~V} \pm 5 \%$ power supply voltage is required by the AD 7224.

## GROUND MANAGEMENT

AC or transient voltages between AGND and DGND can cause noise at the analog output. T his is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD 7224. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD 7224 AGND and DGND pins (IN 914 or equivalent).

## Applying the AD7224

## UNIPOLAR OUTPUT OPERATION

T his is the basic mode of operation for the AD 7224, with the output voltage having the same positive polarity as $\mathrm{V}_{\text {REF }}$. T he AD 7224 can be operated single supply ( $V_{S S}=A G N D$ ) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative $\mathrm{V}_{\mathrm{SS}}$ ). C onnections for the unipolar output operation are shown in Figure 5. The voltage at $\mathrm{V}_{\text {REF }}$ must never be negative with respect to DGND. F ailure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.


Figure 5. Unipolar Output Circuit
Table III. Unipolar Code Table

| DAC Register Contents <br> MSB <br> LSB | Analog Output |  |
| :--- | :--- | :--- |
| 1111 | 1111 | $+V_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 1000 | 0001 | $+V_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 1000 | 0000 | $+V_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{V_{\text {REF }}}{2}$ |
| 0111 | 1111 | $+V_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 0000 | 0001 | $+V_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 0000 | 0000 | $0 V^{2}$ |
| Note: 1 LSB $=\left(V_{\text {REF }}\right)\left(2^{-8}\right)=V_{\text {REF }}\left(\frac{1}{256}\right)$ |  |  |

## BIPOLAR OUTPUT OPERATION

T he AD 7224 can be configured to provide bipolar output operation using one external amplifier and two resistors. Figure 6 shows a circuit used to implement offset binary coding. In this case

$$
V_{0}=\left(1+\frac{R 2}{R 1}\right) \cdot\left(D V_{R E F}\right)-\left(\frac{R 2}{R 1}\right) \cdot\left(V_{R E F}\right)
$$

With R1 = R2

$$
V_{0}=(2 D-1) \cdot V_{R E F}
$$

where $D$ is a fractional representation of the digital word in the DAC register.
M ismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature. Once again, the AD 7224 can be operated in single supply or from positive/negative supplies. T able III shows the digital code versus output voltage relationship for the circuit of Figure 6 with R1 = R2.


Figure 6. Bipolar Output Circuit
Table III. Bipolar (Offset Binary) Code Table

| DAC Register Contents |  |  |
| :--- | :--- | :--- |
| MSB | LSB | Analog Output |
| 1111 | 1111 | $+V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 1000 | 0001 | $+V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 1000 | 0000 | $0 V^{2}$ |
| 0111 | 1111 | $-V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 0000 | 0001 | $-V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 0000 | 0000 | $-V_{\text {REF }}\left(\frac{128}{128}\right)=-V_{\text {REF }}$ |

## AGND BIAS

The AD 7224 AGND pin can be biased above system GND (AD 7224 DGND) to provide an offset "zero" analog output voltage level. Figure 7 shows a circuit configuration to achieve this. The output voltage, $\mathrm{V}_{\text {Out }}$, is expressed as:

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BIAS }}+\mathrm{D} \cdot\left(\mathrm{~V}_{\text {IN }}\right)
$$

where $D$ is a fractional representation of the digital word in DAC register and can vary from 0 to 255/256.
For a given $V_{I N}$, increasing AGND above system GND will reduce the effective $V_{D D}-V_{\text {REF }}$ which must be at least 4 V to ensure specified operation. $N$ ote that $V_{D D}$ and $V_{S S}$ for the AD 7224 must be referenced to DGND.


Figure 7. AGND Bias Circuit

## MICROPROCESSOR INTERFACE



Figure 8. AD7224 to 8085A/8088 Interface


Figure 9. AD7224 to 6809/6502 Interface


Figure 10. AD7224 to Z-80 Interface


Figure 11. AD7224 to 68008 Interface

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


18-Pin Ceramic (Suffix D)


## PLCC Package <br> P-20A



## LCCC Package

E-20A


18-Pin Cerdip (Suffix Q)



18-Lead SOIC
(R-18)


20-Lead SOIC
(R-20)


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD7224CQ 5962-9090801M2A AD7224KPZ AD7224KRZ-18REEL AD7224LNZ AD7224KNZ AD7224KRZ-1
5962-9090801MVA AD7224LRZ-18 AD7224LPZ AD7224KRZ-18


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

