


DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

Check for Samples: SN74LVC2T45-Q1

FEATURES

- Qualified for Automotive Applications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- DIR Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 10-μA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Partial-Power-Down Mode Operation
- Max Data Rates
 - 420 Mbps (3.3-V to 5-V Translation)

- 210 Mbps (Translate to 3.3 V)
- 140 Mbps (Translate to 2.5 V)
- 75 Mbps (Translate to 1.8 V)



DESCRIPTION/ORDERING INFORMATION

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVC2T45-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

The SN74LVC2T45-Q1 is designed so that the DIR input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are in the high-impedance state.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	VSSOP - DCU	Reel of 3000	SN74LVC2T45QDCURQ1	CAWR

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE⁽¹⁾ (EACH TRANSCEIVER)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

(1) Input circuits of the data I/Os always are active.

LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage range	-0.5	6.5	V	
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-or	off state ⁽²⁾	-0.5	6.5	V
.,	Valence and a special to any system time that high an law state (2) (3)	A port	-0.5	V _{CCA} + 0.5	
Vo	Voltage range applied to any output in the high or low state (2) (3)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	·		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCU package		329.4	°C/W
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCES818-SEPTEMBER 2010 www.ti.com

RECOMMENDED OPERATING CONDITIONS(1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Cupply voltogo				1.65	5.5	V
V_{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		$V_{\rm CCI} \times 0.65$		
V	High-level	Data inputs ⁽⁴⁾	2.3 V to 2.7 V		1.7		V
V_{IH}	input voltage	Data inputs	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V _{CCI} × 0.7		
			1.65 V to 1.95 V			V _{CCI} × 0.35	
	Low-level	D-1- :(4)	2.3 V to 2.7 V			0.7	
V_{IL}	input voltage	Data inputs ⁽⁴⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		V _{CCA} × 0.65		
	High-level	DIR	2.3 V to 2.7 V		1.7		.,
V_{IH}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			V _{CCA} × 0.35	
.,	Low-level	DIR	2.3 V to 2.7 V			0.7	.,
V_{IL}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage				0	5.5	V
Vo	Output voltage				0	V _{CCO}	V
				1.65 V to 1.95 V		-4	
				2.3 V to 2.7 V		-8	_
I _{OH}	High-level output cu	rrent		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
I_{OL}	Low-level output cur	rent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
			2.3 V to 2.7 V			20	
Δt/Δν	Input transition rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
	nse ui iaii iale		4.5 V to 5.5 V			5	
		Control input	1.65 V to 5.5 V			5	
T _A	Operating free-air te	mperature			-40	125	°C

 ⁽¹⁾ V_{CCI} is the V_{CC} associated with the input port.
 (2) V_{CCO} is the V_{CC} associated with the output port.
 (3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
 (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} x 0.7 V, V_{IL} max = V_{CCI} x 0.3 V.
 (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} x 0.7 V, V_{IL} max = V_{CCA} x 0.3 V.



ELECTRICAL CHARACTERISTICS(1) (2)

over recommended operating free-air temperature range (unless otherwise noted)

	METER	TEST CONDITI	ONS	V.	V-	Т	A = 25°	С	-40°C to 12	25°C	UNIT
PARA	AIVIE I ER	TEST CONDITI	ONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII
		$I_{OH} = -100 \ \mu A$		1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.65 V				1.2		
V_{OH}		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V
		$I_{OH} = -24 \text{ mA}$		3 V	3 V				2.4		
		$I_{OH} = -32 \text{ mA}$		4.5 V	4.5 V				3.8		
		$I_{OL} = 100 \ \mu A$		1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		$I_{OL} = 4 \text{ mA}$		1.65 V	1.65 V					0.45	
V_{OL}		$I_{OL} = 8 \text{ mA}$	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		$I_{OL} = 24 \text{ mA}$		3 V	3 V					0.55	
		I_{OL} = 32 mA		4.5 V	4.5 V					0.55	
l _l	DIR	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	μΑ
	A port	\\ or\\ - 0 to 5 5 \\	,	0 V	0 to 5.5 V			±1		±9	
l _{off}	B port	V_I or $V_O = 0$ to 5.5 V		0 to 5.5 V	0 V			±1		±9	μА
I _{OZ}	A or B port	$V_O = V_{CCO}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±9	μА
				1.65 V to 5.5 V	1.65 V to 5.5 V					4	
I _{CCA}		$V_I = V_{CCI}$ or GND, I	l _O = 0	5 V	0 V					2	μΑ
				0 V	5 V					-12	
				1.65 V to 5.5 V	1.65 V to 5.5 V					4	
I _{CCB}		$V_I = V_{CCI}$ or GND, I	I _O = 0	5 V	0 V					-12	μΑ
				0 V	5 V					2	
I _{CCA} +	I _{CCB}	$V_I = V_{CCI}$ or GND, I	l _O = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					4	μΑ
A. I.	A port	One A port at V _{CCA} DIR at V _{CCA} , B port = open	– 0.6 V,	0.74.557	0.74.55.7					50	٨
ΔI _{CCA}	DIR	DIR at $V_{CCA} - 0.6 V$ B port = open, A port at V_{CCA} or GN		3 V to 5.5 V	3 V to 5.5 V					50	μА
ΔI _{CCB}	B port	One B port at V _{CCB} - DIR at GND, A port		3 V to 5.5 V	3 V to 5.5 V					50	μΑ
Cı	DIR	$V_I = V_{CCA}$ or GND		3.3 V	3.3 V		2.5				pF
C _{io}	A or B port	$V_O = V_{CCA/B}$ or GND		3.3 V	3.3 V		6				pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$

SCES818 – SEPTEMBER 2010 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM (INPUT)		V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	3	21.7	2.2	14.3	1.7	12.3	1.4	11.2	ne
t _{PHL}	A	Ь	2.8	28.3	2.2	12.5	1.8	11.1	1.7	11	ns
t _{PLH}	В	А	3	21.7	2.3	20	2.1	19.5	1.9	19.1	20
t _{PHL}	ь	A	2.8	18.3	2.1	16.9	2	16.6	1.8	16.2	ns
t _{PHZ}	DIR	А	10.6	34.9	10.3	34.5	10.5	34.5	10.7	33.3	ns
t _{PLZ}	DIK	A	7.3	23.7	7.5	23.6	7.5	23.5	7	23.4	113
t _{PHZ}	DIR	В	10	31.9	8.4	18.9	6.5	15.3	4.1	12.6	ne
t _{PLZ}	DIK	ь	6.5	23.5	7.2	16.6	4.3	13.7	2.1	11.1	ns
t _{PZH} ⁽¹⁾	DIR	А		45.2		36.6		33.2		30.2	20
t _{PZL} ⁽¹⁾	אוט	A		50.2		35.8		31.9		28.8	ns
t _{PZH} (1)	DIR	В		45.4		37.9		35.8		34.6	20
t _{PZL} ⁽¹⁾	ЫK	Б		53.2		47		45.6		44.3	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	۸	В	2.3	20	1.5	12.5	1.3	10.4	1.1	9.1	20
t _{PHL}	Α	ь	2.1	16.9	1.4	11.5	1.3	9.4	0.9	8.6	ns
t _{PLH}	В	А	2.2	14.3	1.5	12.5	1.4	12	1	11.5	20
t _{PHL}	Ь	A	2.2	12.5	1.4	11.5	1.3	11	0.9	10.2	ns
t _{PHZ}	DIR	А	6.6	21.1	7.1	20.8	6.8	20.8	5.2	20.5	ns
t_{PLZ}	DIK	A	5.3	16.6	5.2	16.5	4.9	16.3	4.8	16.3	113
t_{PHZ}	DIR	В	10.7	31.9	8.1	17.9	5.8	14.5	3.5	11.6	20
t_{PLZ}	DIK	Ь	7.8	22.9	6.2	15.2	3.6	12.9	1.4	11.2	ns
t _{PZH} (1)	DIR	А		37.2		27.7		24.9		21.7	20
t _{PZL} ⁽¹⁾	אוט	A		44.4		29.4		25.5		21.8	ns
t _{PZH} ⁽¹⁾	DIR	В		28.6		29		26.7		25.4	20
t _{PZL} ⁽¹⁾	אוט	В		38	·	32.3		30.2		29.1	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.

Submit Documentation Feedback



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTBUT)	V _{CCB} = ±0.15	1.8 V 5 V	V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	2.1	19.5	1.4	12	0.7	9.6	0.7	8.4	20
t _{PHL}	A	ь	2	16.6	1.3	11	0.8	9	0.7	8	ns
t _{PLH}	В	А	1.7	12.3	1.3	10.4	0.7	9.8	0.6	9.4	20
t _{PHL}	ь	A	1.8	11.1	1.3	9.4	0.8	9	0.7	8.5	ns
t _{PHZ}	DIR	А	5	14.9	5.1	14.8	5	14.8	5	14.4	ns
t _{PLZ}	DIK	A	3.4	12.4	3.7	12.4	3.9	12.1	3.3	11.8	113
t _{PHZ}	DIR	В	11.2	31.3	8	17.7	5.8	14.4	2.9	11.4	20
t _{PLZ}	DIK	ь	9.4	21.7	5.6	15.3	4.3	12.3	1	9.6	ns
t _{PZH} ⁽¹⁾	DIR	А		34		25.7		22.1		19	
t _{PZL} ⁽¹⁾	אוט	A		42.4		27.1		23.4		19.9	ns
t _{PZH} (1)	DIB	В		31.9		24.4		21.9		20.2	20
t _{PZL} ⁽¹⁾	ЫK	DIR B		31.5		25.8		23.8		22.4	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CCA} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = ±0.15		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}		В	1.9	19.1	1	11.5	0.6	9.4	0.5	7.9	no
t _{PHL}	Α	В	1.8	16.2	0.9	10.2	0.7	8.5	0.5	7.5	ns
t _{PLH}	В	А	1.4	11.2	1	9.1	0.7	8.4	0.5	7.9	no
t _{PHL}	ь	A	1.7	11	0.9	8.6	0.7	8	0.5	7.5	ns
t_{PHZ}	DIR	А	2.9	12.2	2.9	11.9	2.8	11.9	2.2	11.8	ns
t_{PLZ}	DIK	A	1.4	10.9	1.3	10.7	0.7	10.7	0.7	10.6	113
t_{PHZ}	DIR	В	11.2	30.1	7.2	17.9	5.8	14.1	1.3	11.3	no
t_{PLZ}	DIK	Ь	8.4	20.9	5	15	4	11.7	1	9.6	ns
t _{PZH} ⁽¹⁾	DIR	А		32.1		24.1		20.1		18.5	no
t _{PZL} ⁽¹⁾	אוט	A		41.1		26.5		22.1		18.8	ns
t _{PZH} ⁽¹⁾	DIR	В		30		22.2		20.1		18.5	20
t _{PZL} ⁽¹⁾	אוט	В		28.4		22.1		22.4		19.3	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.



SCES818 – SEPTEMBER 2010 www.ti.com

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

I - 25 (PARAMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	$V_{CCA} = V_{CCB} = 3.3 \text{ V}$ TYP	V _{CCA} = V _{CCB} = 5 V	UNIT
C (1)	A-port input, B-port output	C _L = 0 pF,	3	4	4	4	~F
C _{pdA} ⁽¹⁾	B-port input, A-port output	$f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	18	19	20	21	pF
o (1)	A-port input, B-port output	$C_L = 0 \text{ pF},$	18	19	20	21	
C _{pdB} (1)	B-port input, A-port output	$f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	3	4	4	4	pF

⁽¹⁾ Power dissipation capacitance per transceiver



Power-Up Considerations


A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:


- 1. Connect ground before any supply voltage is applied.
- 2. Power up V_{CCA}.
- 3. V_{CCB} can be ramped up along with or after V_{CCA} .




TYPICAL CHARACTERISTICS


TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE T_{A} = 25°C, V_{CCA} = 1.8 V





TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE $T_{\rm A}$ = 25°C, $V_{\rm CCA}$ = 1.8 V









TYPICAL CHARACTERISTICS (continued) TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE


 $T_A = 25^{\circ}C, V_{CCA} = 2.5 V$






TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE

 $T_A = 25^{\circ}C$, $V_{CCA} = 2.5 \text{ V}$









TYPICAL CHARACTERISTICS (continued) TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE


 $T_A = 25^{\circ}C, V_{CCA} = 3.3 V$






TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE


 $T_A = 25^{\circ}C$, $V_{CCA} = 3.3 \text{ V}$






TYPICAL CHARACTERISTICS (continued) TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE


 $T_A = 25^{\circ}C, V_{CCA} = 5 V$






TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE

 $T_A = 25^{\circ}C, V_{CCA} = 5 V$






ISTRUMENTS

VCCA

V_{CCA}/2

SCES818 – SEPTEMBER 2010 www.ti.com


PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	$2 \times \mathbf{V}_{\mathbf{CCO}}$
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V _{cco}	CL	R _L	V _{TP}
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V \pm 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output

Control

(low-level


NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

APPLICATION INFORMATION

The following shows an example of the SN74LVC2T45-Q1 being used in a unidirectional logic level-shifting application.




PIN	NAME	FUNCTION	DESCRIPTION
1	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.65 V to 5.5 V)
2	A1	OUT1	Output level depends on V _{CC1} voltage.
3	A2	OUT2	Output level depends on V _{CC1} voltage.
4	GND	GND	Device GND
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	B2	IN2	Input threshold value depends on V _{CC2} voltage.
7	B1	IN1	Input threshold value depends on V _{CC2} voltage.
8	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.65 V to 5.5 V)

Figure 2. Unidirectional Logic Level-Shifting Application

SCES818 – SEPTEMBER 2010 www.ti.com

APPLICATION INFORMATION

Figure 3 shows the SN74LVC2T45-Q1 being used in a bidirectional logic level-shifting application. Since the SN74LVC2T45-Q1 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.



The following table shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. (1)
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. (1)
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

Figure 3. Bidirectional Logic Level-Shifting Application

Enable Times

Calculate the enable times for the SN74LVC2T45-Q1 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZI} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHI} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC2T45-Q1 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

6 Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74LVC2T45QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAWR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-Aug-2015

OTHER QUALIFIED VERSIONS OF SN74LVC2T45-Q1:

◆ Catalog: SN74LVC2T45

● Enhanced Product: SN74LVC2T45-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2T45QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2T45QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.