











SN74LVC240A

SCAS293L-JANUARY 1993-REVISED JULY 2014

SN74LVC240A Octal Buffer/Driver with 3-State Outputs

Features

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale

3 Description

This octal buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and busoriented receivers and transmitters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE
	SSOP (20)	7.20 mm × 5.30 mm
	TVSOP (20)	5.00 mm × 4.40 mm
SN74LVC240A	SOIC (20)	12.80 mm × 7.50 mm
	SOP (20)	12.60 mm × 5.30 mm
	TSSOP (20)	6.50 mm × 4.40 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

	-	a Baratta I Barattaria
1	Features 1	9 Detailed Description
2	Applications 1	9.1 Overview
3	Description 1	9.2 Functional Block Diagram
4	Simplified Schematic 1	9.3 Feature Description10
5	Revision History2	9.4 Device Functional Modes10
6	Pin Configuration and Functions	10 Application and Implementation 11
7	Specifications	10.1 Application Information
•		10.2 Typical Application
	7.1 Absolute Maximum Ratings	11 Power Supply Recommendations 12
	7.2 Handling Ratings	12 Layout
	7.4 Thermal Information	12.1 Layout Guidelines
	7.5 Electrical Characteristics	12.2 Layout Example
	7.6 Switching Characteristics, –40°C to 85°C	13 Device and Documentation Support 13
	7.7 Switching Characteristics, –40°C to 125°C	13.1 Trademarks
	7.8 Operating Characteristics	13.2 Electrostatic Discharge Caution
	7.9 Typical Characteristics	13.3 Glossary 13
8	Parameter Measurement Information 8	14 Mechanical, Packaging, and Orderable Information13

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	nanges from Revision K (February 2005) to Revision L	Page
•	Updated document to new TI data sheet standards.	
•	Deleted Ordering Information table.	
•	Updated I _{off} bullet in Features list	
•	Added Applications.	
•	Added Device Information table.	
•	Added Handling Ratings table.	4
•	Changed MAX ambient temperature to 125°C in Recommended Operating Conditions table	5
•	Added Thermal Information table.	5
•	Added –40°C to 125°C temperature range to Electrical Characteristics table	6
•	Added Switching Characteristics table for –40°C to 125°C temperature range	6
•	Added Typical Characteristics.	7
•	Added Detailed Description section	
•	Added Application and Implementation section	1 1

Product Folder Links: SN74LVC240A



6 Pin Configuration and Functions

DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



Pin Functions

Р	IN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1A1	Ι	1A1 Input
3	2Y4	0	2Y4 Output
4	1A2	I	1A2 Input
5	2Y3	0	2Y3 Output
6	1A3	Ι	1A3 Input
7	2Y2	0	2Y2 Output
8	1A4	1	1A4 Input
9	2Y1	0	2Y1 Output
10	GND		Ground Pin
11	2A1	Ι	2A1 Input
12	1Y4	0	1Y4 Output
13	2A2	1	2A2 Input
14	1Y3	0	1Y3 Output
15	2A3	Ι	2A3 Input
16	1Y2	0	1Y2 Output
17	2A4	<u> </u>	2A4 Input
18	1Y1	0	1Y1 Output
19	2 OE	I	Output Enable 2
20	VCC	_	Power Pin

Copyright © 1993–2014, Texas Instruments Incorporated



Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.5	V	
VI	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range, applied to any output in the high-impedance or power-off state (2)			6.5	V
Vo	Voltage range, applied to any output in the high or	low state (2)(3)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	orage temperature range			
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	M
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The value of V_{CC} is provided in the *Recommended Operating Conditions* table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
1/	Cumhuyaltaga	Operating	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
V_{I}	Input voltage		0	5.5	V	
V _o	Output voltage	High or low state	0	V_{CC}	V	
Vo		3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		-8	mA	
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	ША	
		V _{CC} = 3 V		-24		
		$V_{CC} = 1.65 \text{ V}$		4		
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		8	mA	
l _{OL}	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	ША	
		V _{CC} = 3 V	24		<u> </u>	
Δt/Δν	Input transition rise or fall rate			6	ns/V	
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	PW	LINUT
	THERMAL METRIC**	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	102.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.5	9C/M/
ΨЈТ	Junction-to-top characterization parameter	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	52.9	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LVC240A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST SOMBITIO	TEST CONDITIONS V _{CC}			LINUT					
PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} - 0.2			V _{CC} - 0.2			
V _{ОН}	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			1.2			
	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			1.7			V
	Ι 42 m Λ		2.7 V	2.2			2.2			
	$I_{OH} = -12 \text{ mA}$		3 V	2.4			2.4			
	$I_{OH} = -24 \text{ mA}$		3 V	2.2			2.2			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2			0.2	
	I _{OL} = 4 mA		1.65 V			0.45			0.45	
V _{OL}	I _{OL} = 8 mA		2.3 V			0.7			0.7	V
V_{OL}	I _{OL} = 12 mA		2.7 V			0.4			0.4	
	$I_{OL} = 24 \text{ mA}$		3 V			0.55			0.55	
II	V _I = 0 to 5.5 V		3.6 V			±5			±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$		0			±10			±20	μΑ
I _{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10			±20	μΑ
	$V_I = V_{CC}$ or GND	1 - 0	3.6 V			10			10	
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	$I_O = 0$	3.0 V			10			10	μΑ
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GN	ND	2.7 V to 3.6 V		·	500		_	500	μΑ
C _i	V _I = V _{CC} or GND		3.3 V		4			4		pF
C _o	$V_O = V_{CC}$ or GND		3.3 V		5.5			5.5		pF

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This applies in the disabled state only.

7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V	V _C	e = 2.5 V 0.2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(001701)	MIN MA	(MI	N MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Υ	16.	1	7.8		7.5	1.3	6.5	ns
t _{en}	ŌĒ	Υ	16.	5	10.5		9	1.1	8	ns
t _{dis}	ŌĒ	Υ	15.	9	9		8	1.4	7	ns
t _{sk(o)}					1		1		1	ns

7.7 Switching Characteristics, -40°C to 125°C

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	TO (OUTBUT)	V _{CC} = 1 ± 0.1	1.8 V 5 V	V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ		16.4		7.8		7.9	1.3	6.9	ns
t _{en}	ŌĒ	Υ		16.5		10.5		9.4	1.1	8.4	ns
t _{dis}	ŌĒ	Υ		15.9		9		8.6	1.4	7.6	ns
t _{sk(o)}				1		1		1		1	ns

Product Folder Links: SN74LVC240A




7.8 Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
0	Dower dissination conscitance	Outputs enabled	f = 10 MHz	127	156	32	n.E
C_{pd}	Power dissipation capacitance	Outputs disabled	I = IO MINZ	8	9	3	pF


7.9 Typical Characteristics



Product Folder Links: SN74LVC240A




8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

0 A D	OID	\sim	
OAD	(JR		

.,	INF	PUTS	.,	v		_	V
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}
1.8 V \pm 0.15 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V_{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview


This device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



Copyright © 1993–2014, Texas Instruments Incorporated



9.3 Feature Description

- Wide operating voltage range from 1.65 V to 3.6 V
- Allows down voltage translation
- Inputs accept voltages to 5.5 V
- I_{off} feature allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table (Each 4-Bit Buffer)

INF	PUTS	OUTPUT
ŌĒ	Α	Υ
L	Н	L
L	L	Н
Н	X	Z



10 Application and Implementation

10.1 Application Information

The SN74LVC240A device is a high drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs and also good for high-speed applications up to 100 Mhz. The inputs are 5.5 V tolerant allowing it to translate down to V_{CC} .

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple V_{CC} pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC240A





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74LVC240ADBR	ACTIVE	SSOP	DB	20	2000	(2) Green (RoHS & no Sb/Br)	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	(4/5) LC240A	Samples
SN74LVC240ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC240A	Samples
SN74LVC240APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples
SN74LVC240APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC240A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

6-Feb-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC240ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC240ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC240ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC240APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC240APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC240APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC240APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC240ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVC240ADGVR	TVSOP	DGV	20	2000	853.0	449.0	35.0
SN74LVC240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVC240ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVC240APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVC240APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVC240APWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVC240APWT	TSSOP	PW	20	250	367.0	367.0	38.0



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated