

FEATURES

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
 Operates From 2 V to 3.6 V
 Inputs Accept Voltages to 5.5 V
 Max t_{pd} of 5.8 ns at 3.3 V
 Tunical V (Output Ground Bounce) + 0.8 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C

DO	D OR PW PACKAGE (TOP VIEW)										
A B C <u>G2A </u> <u>G2B </u> G1 Y7 GND	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 5	5 4 3 2 1	V _{CC} Y0 Y1 Y2 Y3 Y4 Y5 Y6							

DESCRIPTION/ORDERING INFORMATION

The SN74LVC138A 3-line to 8-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The device is designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder minimizes the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	(2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 125°C	SOIC – D	Reel of 2500	SN74LVC138AQDRQ1	L138AQ1
–40°C to 125°C	TSSOP – PW	Reel of 2000	SN74LVC138AQPWRQ1	L138AQ1

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCAS708B-SEPTEMBER 2003-REVISED FEBRUARY 2008



FUNCTION TABLE

ENA	BLE IN	PUTS	SELI		PUTS				OUT	PUTS			
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Х	Н	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	н
L	Х	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	н
н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н
н	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	н
н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	н
н	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	н
н	L	L	Н	L	L	н	Н	Н	Н	L	Н	Н	н
н	L	L	Н	L	Н	н	Н	Н	Н	Н	L	Н	н
н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

LOGIC DIAGRAM (POSITIVE LOGIC)



2



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
0		D package		73	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	PW package		108	-0/00
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

$\begin{array}{c c c c c c c c c c c c c c c c c c c $				MIN	MAX	UNIT
$\begin{tabular}{ c c c c c } \hline Data retention only & 1.5 \\ \hline Data retention only & 0 \\ \hline Data retention only &$		Supplyveltere	Operating	2	3.6	V
$ \begin{array}{c c} V_{IL} & \mbox{Low-level input voltage} & V_{CC} = 2.7 \ \mbox{V to } 3.6 \ \mbox{V} \\ \hline V_{I} & \mbox{Input voltage} & 0 \\ \hline V_{O} & \mbox{Output voltage} & 0 \\ \hline I_{OH} & \mbox{High-level output current} & \box{V}_{CC} = 2.7 \ \mbox{V} \\ \hline V_{CC} = 3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	CC	Supply voltage	Data retention only	1.5		v
$ \begin{array}{c c} V_{l} & \mbox{ Input voltage} & & 0 \\ V_{O} & \mbox{ Output voltage} & & 0 \\ I_{OH} & \mbox{ High-level output current} & & \\ V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 3 \ V & & \\ I_{OL} & \mbox{ Low-level output current} & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline V_{CC} = 2.7 \ V & & \\ \hline \end{array} $	н	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
	L	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
$\label{eq:loss} \begin{array}{c} \mbox{High-level output current} & \begin{tabular}{c} \mbox{V}_{CC} = 2.7 \ V \\ \hline \mbox{V}_{CC} = 3 \ V \\ \end{tabular} \\ \end{tabular}$		Input voltage		0	5.5	V
$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	C	Output voltage		0	V_{CC}	V
$V_{CC} = 3 V$ $V_{CC} = 2.7 V$ $V_{CC} = 3 V$		High lovel output ourrent	$V_{CC} = 2.7 V$		-12	mA
I _{OL} Low-level output current V _{CC} = 3 V	Н	High-level output current	$V_{CC} = 3 V$		-24	ША
V _{CC} = 3 V			$V_{CC} = 2.7 V$		12	mA
	L	Low-level output current	V _{CC} = 3 V			
Δt/Δv Input transition rise or fall rate	/Δv	Input transition rise or fall rate			10	ns/V
T _A Operating free-air temperature -40	\	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS708B-SEPTEMBER 2003-REVISED FEBRUARY 2008

TEXAS INSTRUMENTS www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT	
	I _{OH} = -100 μA	2.7 V to 3.6 V	$V_{CC} - 0.2$			
N/	1. 12 m/	2.7 V	2.2	.2		
V _{OH}	$I_{OH} = -12 \text{ mA}$	3 V	2.4		v	
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		0.2 0.4 V 0.55 ±5 μΑ 10 μΑ 500 μΑ	
	I _{OL} = 100 μA	2.7 V to 3.6 V		0.2		
V _{OL}	I _{OL} = 12 mA	2.7 V		0.4	V	
	I _{OL} = 24 mA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.55	55		
I _I	$V_1 = 5.5 \text{ V or GND}$	3.6 V		±5	μA	
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		10	μA	
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500	μA	
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		5	pF	

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO	V _{CC} = 2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(OUTPUT) MIN MAX	MIN	MAX		
	A or B or C		7.9	1	6.7	
t _{pd}	G2A or G2B	Y	7.4	1	6.5	ns
	G1		6.4	1	5.8	

Operating Characteristics

 $T_A = 25^{\circ}C$

4


	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
\mathbf{C}_{pd}	Power dissipation capacitance	f = 10 MHz	26	27	pF



SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS708B-SEPTEMBER 2003-REVISED FEBRUARY 2008

PARAMETER MEASUREMENT INFORMATION



- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CLVC138AQPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L138AQ1	Samples
SN74LVC138AQDRG4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L138AQ1	Samples
SN74LVC138AQDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L138AQ1	Samples
SN74LVC138AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L138AQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

OTHER QUALIFIED VERSIONS OF SN74LVC138A-Q1 :

- Catalog: SN74LVC138A
- Enhanced Product: SN74LVC138A-EP
- Military: SN54LVC138A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC138AQPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC138AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC138AQPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LVC138AQPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated