SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0° to 70 °C.



INP	UTS	OUTPUT
A	в	Y
н	н	н
L	х	L
X	L	L.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN5408, SN54LS08, SN54S08 . . . J OR W PACKAGE SN7408 . . . J OR N PACKAGE SN74LS08, SN74S08 . . . D, J OR N PACKAGE

(TOP VIEW)


1A 1B 1Y 2A 2B	1 2 3 4 5	14 VCC 13 4B 12 4A 11 4Y 10 3B
	4	Г
2B 🗌		10 3B
2Y 🗋	6	9 🗍 3A
	7	8]] 3Y

SN54LS08, SN54S08 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic diagram (positive logic)







SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

schematics (each gate)





Resistor values are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage: '08, 'S08	5.5 V
'LS08	
Operating free-air temperature range: SN54'	
SN74′	0°C to 70°C
Storage temperature range	$\dots \dots -65^{\circ}$ C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		SN5408	3		SN7408	3	UNIT
	MIN	NOM	MAX	MIN	NOM	мах	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2			v
VIL Low-level input voltage			0.8			0.8	v
IOH High-level output current			- 0.8			- 0.8	mA
IOL Low-level output current			16			16	mA
T _A Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	· · · · · · · · · · · · · · · · · · ·		SN540	3		SN740	8	
PARAMETER	TEST CONDITIONS T	MIN	TYP‡	MAX	MIN	түр‡	МАХ	UNIT
VIK	V _{CC} = MIN, I _t = - 12 mA			- 1.5			- 1.5	V
∨он	$V_{CC} = MIN, V_{1H} = 2V, I_{OH} = -0.8 \text{ mA}$	2.4	3.4		2.4	3.4		.V.
VOL	V _{CC} = MIN, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
lį	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
Чн	V _{CC} = MAX, V ₁ = 2.4 V			40			40	μA
μL	V _{CC} = MAX, V ₁ = 0.4 V			- 1.6			- 1.6	mA
IOS §	V _{CC} = MAX	- 20		- 55	- 18		- 55	mA
ICCH	V _{CC} = MAX, V _I = 4.5 V		11	21		11	21	mA
ICCL	V _{CC} = MAX, V _l = 0 V		20	33		20	33	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
^t PLH					17.5	27	ns
tPHL	A or B	Y	R _L = 400 Ω, C _L = 15 pF		12	19	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



i

SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES**

SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

		SN54LS	80		SN74LS	806	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2			v
VIL Low-level input voltage			0.7			0.8	v
IOH High-level output current			- 0.4			- 0.4	mA
IOL Low-level output current			4			8	mA
T _A Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN64LS	08		SN74LS	08	
PARAMETER		TEST CONDIT	TIONS T	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	lı = — 18 mA				- 1.5			- 1.5	V
VOH	V _{CC} = MIN,	V _{IH} = 2 V,	^I OH = - 0.4 mA	2.5	3.4		2.7	3.4		v
	V _{CC} = MIN,	V _{1L} ≈ MAX,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN,	VIL = MAX,	IOL = 8 mA					0.35	0.5	
1	V _{CC} = MAX,	V1 = 7 V				0.1			0.1	mA
ін	V _{CC} = MAX,	V _I = 2.7 V				20			20	μA
ΊL	V _{CC} = MAX,	V1 = 0.4 V				- 0.4			- 0.4	mA
los§	V _{CC} = MAX			- 20		- 100	- 20		- 100	mA
Іссн	V _{CC} = MAX,	V ₁ = 4.5 V			2.4	4.8		2.4	4,8	mA
ICCL	V _{CC} = MAX,	V1 = 0 V			4.4	8.8		4.4	8.8	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	мах	UNIT
^t PLH	A or B	×	R _L = 2 kΩ,	$C_{1} = 15 \text{ ps}$		8	15	ns
^t PHL	AOIB	Ŧ		C _L = 15 pF		10	20	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 **QUADRUPLE 2-INPUT POSITIVE-AND GATES** SDLS033 – DECEMBER 1983 – REVISED MARCH 1988

recommended operating conditions

			SN54S0	8		SN74S0	8	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Su	ipply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH Hi	gh-level input voltage	2			2			v
VIL LO	ow-level input voltage			0.8		_	0.8	v
IOH Hi	igh-level output current			- 1		_	- 1	mA
IOL LO	ow-level output current			20			20	mA
TA O	perating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54S08			SN74S08			
PARAMETER		TEST CONDIT	TIONS T	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = MIN,	l ₁ = -18 mA				-1.2			-1.2	v	
VOH	V _{CC} = MIN,	V _{IH} = 2 V,	IOH = - 1 mA	2.5	3.4		2.7	3.4		v	
VOL	V _{CC} = MIN,	V _{IL} = 0.8 V	1 _{OL} = 20 mA			0.5			0.5	v	
l _l	V _{CC} = MAX,	VI ≈ 5.5 V				1			1	mA	
ін	V _{CC} = MAX,	V ₁ = 2.7 V				50			50	μA	
μL	V _{CC} = MAX,	V ₁ = 0.5 V				-2			2	mA	
los§	V _{CC} = MAX			-40		-100	-40		100	mA	
ICCH	V _{CC} = MAX,	V _I = 4.5 V	<u> </u>		18	32		18	32	mA	
ICCL	V _{CC} = MAX,	VI = 0 V			32	57		32	57	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

PARAMETER	FROM (INPUT)	то (оитрит)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
^t PLH			R _I = 280 Ω, C _L = 15 pF		4.5	7	ns
^t PHL		v	HL-20032, CE-130		5	7,5	ns
^t PLH	A or B	Ŷ	$R_1 = 280 \Omega$, $C_1 = 50 \rho F$		6		ns
^t PHL			R _L = 280 Ω, C _L = 50 ρF		7,5		ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





9-Oct-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/08003BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 08003BCA	Samples
JM38510/08003BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 08003BDA	Samples
JM38510/08003BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 08003BDA	Samples
JM38510/31004B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 31004B2A	Samples
JM38510/31004B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 31004B2A	Samples
JM38510/31004BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BCA	Samples
JM38510/31004BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BCA	Samples
JM38510/31004BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BDA	Samples
JM38510/31004BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BDA	Samples
JM38510/31004SCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004SCA	Samples
JM38510/31004SCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004SCA	Samples
JM38510/31004SDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004SDA	Samples
JM38510/31004SDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004SDA	Samples
M38510/08003BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type -55 to 125 JM38510/ 08003BCA			Samples
M38510/08003BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type -55 to 125 JM38510/ 08003BCA			Samples
M38510/08003BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 08003BDA	Samples
M38510/08003BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/	Samples



PACKAGE OPTION ADDENDUM

9-Oct-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
							(4)			08003BDA	
M38510/31004B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 31004B2A	Sample
M38510/31004B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 31004B2A	Sample
M38510/31004BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BCA	Sample
M38510/31004BCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BCA	Sample
M38510/31004BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004BDA	Sample
M38510/31004BDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125 JM38510/ 31004BDA		Sample
M38510/31004SCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	Type -55 to 125 JM38510/ 31004SCA		Sample
M38510/31004SCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	A for Pkg Type -55 to 125 JM38 31004		Sample
M38510/31004SDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type -55 to 125		JM38510/ 31004SDA	Sample
M38510/31004SDA	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 31004SDA	Sample
SN54LS08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54LS08J	Sample
SN54LS08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54LS08J	Sample
SN54S08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54S08J	Sample
SN54S08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54S08J	Sample
SN74LS08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70 LS08		LS08	Sample
SN74LS08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70 LS08		LS08	Sample
SN74LS08DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70 LS08		LS08	Sample
SN74LS08DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS08	Sample



PACKAGE OPTION ADDENDUM

9-Oct-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS08DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS08	Samples
SN74LS08DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS08	Samples
SN74LS08DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS08	Samples
SN74LS08DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS08	Samples
SN74LS08N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS08N	Samples
SN74LS08N	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type 0 to 70		SN74LS08N	Samples
SN74LS08NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type 0 to 70		SN74LS08N	Samples
SN74LS08NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type 0 to 70		SN74LS08N	Samples
SN74LS08NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70		74LS08	Samples
SN74LS08NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM 0 to 70		74LS08	Samples
SN74S08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	S08	Samples
SN74S08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	S08	Samples
SN74S08N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74S08N	Samples
SN74S08N	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74S08N	Samples
SNJ54LS08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type -55 to 125		SNJ54LS 08FK	Samples
SNJ54LS08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type -55 to 125		SNJ54LS 08FK	Samples
SNJ54LS08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS08J	Samples
SNJ54LS08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS08J	Samples



9-Oct-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS08W	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS08W	Samples
SNJ54LS08W	ACTIVE	CFP	W	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS08W	Samples
SNJ54S08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 08FK	Samples
SNJ54S08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 08FK	Samples
SNJ54S08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S08J	Samples
SNJ54S08J	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S08J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

9-Oct-2020

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS08, SN54LS08-SP, SN54S08, SN74LS08, SN74S08 :

- Catalog: SN74LS08, SN54LS08, SN74S08
- Military: SN54LS08, SN54S08
- Space: SN54LS08-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS08DR	SOIC	D	14	2500	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated