SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include:

   Buffer/Storage Registers
   Shift Registers


   Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable  $(\overline{G})$  instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{G}$  input.


The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .




SN54HC377 . . . FK PACKAGE (TOP VIEW)



SN54HC378 . . . J PACKAGE SN74HC378 . . . D OR N PACKAGE



SN54HC378 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection




## OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

#### SN54HC379 . . . J PACKAGE SN74HC379 . . . D, J, OR N PACKAGE (TOP VIEW)



### 'HC377 logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for DW, J, and N packages.

# FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	3	OUTPUT
Ğ	CLOCK	a	
Н	Х	Х	α <sub>0</sub>
Ł	<b>†</b>	Н	Н
L	<b>†</b>	L	Ĺ
X	L	X	$a_0$


H = high level, L = low level, X = irrelevant

# SN54HC379 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


#### HC377 logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.




## HC378 logic symbol<sup>†</sup>



# FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	3	OUTPUT
G	CLOCK	a	
Н	Х	Х	$a_0$
L	Ť	Н	Н
°L.	†	L	L .
Х	L	X	ο <sub>0</sub>

## 'HC379 logic symbol†




# FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	3	OUTPUTS				
G	CLOCK	DATA	Q	ā			
Н	Х	Х	QΟ	$\overline{a}_0$			
L,	<b>†</b>	н	н	L			
L	<b>†</b>	L	L	Н			
Х	L	X	αo	₫o			


<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for D, J, and N packages.

#### HC378 logic diagram (positive logic)



#### 'HC379 logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage, VCC0.5	5 V to 7 V
Input clamp current, IIK ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC	± 20 mA
Continuous output current, IO (VO = 0 to VCC)	± 25 mA
Continuous current through VCC or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D, DW, or N package	260°C
Storage temperature range65°C	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SI	N54HC3 N54HC3 N54HC3	78 . <sub>j</sub>	SI SI SI	UNIT			
				MIN NOM MAX		MIN NOM		MAX		
Vcc	Supply voltage			2	5	6	2	5	6	٧
VIH	High-level input voltage	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V		1.5 3.15			1.5 3.15			٧
		$V_{CC} = 6 V$		4.2			4.2			
VIL	Low-level input voltage	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6 V		0 0		0.3 0.9 1.2	0 0		0.3 0.9 1.2	v
Vı	Input voltage	1 00		0		Vcc	0		Vcc	V
Vo	Output voltage			0		Vcc	0		Vcc	٧
t <sub>t</sub>	Input transition (rise and fall) times	V <sub>CC</sub> = 2 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6 V		0 0		1000 500 400	0 0 0		1000 500 400	ns
TA	Operating free-air temperature			-55		125	-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcc	T <sub>A</sub> = 25°C			SN54I	1C377 1C378 1C379	SN74HC377 SN74HC378 SN74HC379		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн		6 V	5.9	5.999		5.9		5.9		٧
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	V
"-	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
1	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
l <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V		±0.1	± 1,00	:	± 1000	-	± 1000	nA
Icc	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V			8		160		80	μΑ
Ci		2 to 6 V		3	10		10		10	pF



SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			vcc	TA -	25°C	SN54	HC377 HC378 HC379	SN74I SN74I SN74I	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	0	5	0	3	0	4	
f <sub>clock</sub>	Clock frequency		4.5 V	0	25	0	16	0	20	MHz
			6 V	0	29	0	19	_ 0	23	
			2 V	100		150		125		
t <sub>W</sub>	Pulse duration, CLK hi	4.5 V	20		30		25		ns	
			6 V	17		25		21		
			2 V	100		150		125		
		D	4.5 V	20		30		25		ns
	Set up time		6 V	17		25		21		
<sup>t</sup> su	before CLK1	G high or	2 V	100		150		125		
		low	4.5 V	20		30		25		ns
		1044	6 V	17		25		21		
-	Hold time	G inactive or	2 V	5		5		5		
th	Hold time		4.5 V	5		5		5		ns
	after CLK†	active, data	6 V	5		5		5		1

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	v <sub>cc</sub>	T <sub>A</sub> = 25°C		SN54HC377 SN74HC377 SN54HC378 SN74HC378 SN54HC379 SN74HC379			HC378	UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
			2 V	5	11		3		4		
fmax			4.5 V	25	54		16		20		MHz
			6 V	29	64		19		23		
			2 V		56	160		240		200	
t <sub>pd</sub>	CLK	Any	4.5 V	İ	15	32		48	Ì	40	ns
,			6 V	1	12	27		41	]	34	}
			2 V		38	75		110		95	
t <sub>t</sub>		Any	4.5 V		8	15		22	1	19	ns
			6 V	1	6	13		19	1	16	

- [	Cpd	Power dissipation capacitance	No load, TA = 25°C	30 pF typ
- 1	P- }	· · · · · · · · · · · · · · · · · · ·		

Note 1: Load circuits and voltage waveforms are shown in Section 1.







25-Oct-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87807012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	Samples
5962-8780701RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	Samples
SN54HC377J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC377J	Samples
SN74HC377DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC377N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	Samples
SN74HC377NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC377N	Samples
SN74HC377NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC377	Samples
SN74HC378D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85		
SN74HC378N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 85		
SN74HC378N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 85		
SN74HC379N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 85		
SNJ54HC377FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87807012A SNJ54HC 377FK	Sample
SNJ54HC377J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8780701RA SNJ54HC377J	Samples



25-Oct-2016

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC377, SN74HC377:

Catalog: SN74HC377

Military: SN54HC377



## **PACKAGE OPTION ADDENDUM**

25-Oct-2016

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2016

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC377DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC377NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1

www.ti.com 17-Aug-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC377DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity